VHDL: coding and logic synthesis with Synopsys
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Elektronisch E-Book |
| Sprache: | English |
| Veröffentlicht: |
San Diego
Academic Press
c2000
|
| Schlagworte: | |
| Online-Zugang: | FAW01 FAW02 Volltext |
| Beschreibung: | This book provides the most up-to-date coverage using the Synopsys program in the design of integrated circuits. The incorporation of "synthesis tools" is the most popular new method of designing integrated circuits for higher speeds covering smaller surface areas. Synopsys is the dominant computer-aided circuit design program in the world. All of the major circuit manufacturers and ASIC design firms use Synopsys. In addition, Synopsys is used in teaching and laboratories at over 600 universities. * First practical guide to using synthesis with Synopsys * Synopsys is the #1 design program for IC design List of Figures. -- List of Tables. -- List of Examples. -- Preface. -- Acknowledgement. -- Trademarks. -- I. VHDL CODING -- 1. Introduction. -- 2. VHDL Simulation and Synthesis Flow. -- 3. Synthesizable Code for Basic Logic Components. -- 4. Signal Versus Variable. -- 5. Examples of Complex Synthesizable Code. -- 6. Pipeline Microcontroller Synthesizable Design. -- II. LOGIC SYNTHESIS WITH SYNOPSYS. -- 7. Timing Considerations in Design. -- 8. VHDL Synthesis with Timing Constraints. -- 9. GTECH Instantiation. -- 10. DesignWare Library. -- 11. Testability Issues in Synthesis. -- 12. FPGA Synthesis. -- 13. Synthesis Links to Layout. -- 14. Design Guideline to Follow for Efficient Synthesis. -- 15. Appendix A (STD_LOGIC_1164 Library). -- 16. Appendix B (Shifter Synthesis Results). -- 17. Appendix C (Counter Synthesis Results). -- 18. Appendix D (Pipeline Microcontroller Synthesis Results--Top-Down Compilation). -- 19. Appendix E (EDIF File of Synthesized Microcontroller Example from Chapter 6). -- 20. Appendix F (SDF File from Synthesized Microcontroller Example of Chapter 6). -- Glossary. -- Bibliography. -- Index Includes bibliographical references and index |
| Beschreibung: | 1 Online-Ressource (xxiv, 392 p.) |
| ISBN: | 0080520502 0124406513 1281046701 9780080520506 9780124406513 9781281046703 |
Internformat
MARC
| LEADER | 00000nmm a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV043044557 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 151123s2000 |||| o||u| ||||||eng d | ||
| 020 | |a 0080520502 |c electronic bk. |9 0-08-052050-2 | ||
| 020 | |a 0124406513 |9 0-12-440651-3 | ||
| 020 | |a 1281046701 |9 1-281-04670-1 | ||
| 020 | |a 9780080520506 |c electronic bk. |9 978-0-08-052050-6 | ||
| 020 | |a 9780124406513 |9 978-0-12-440651-3 | ||
| 020 | |a 9781281046703 |9 978-1-281-04670-3 | ||
| 035 | |a (OCoLC)162129399 | ||
| 035 | |a (DE-599)BVBBV043044557 | ||
| 040 | |a DE-604 |b ger |e aacr | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-1046 |a DE-1047 | ||
| 082 | 0 | |a 621.39/2 |2 22 | |
| 100 | 1 | |a Lee, Weng Fook |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a VHDL |b coding and logic synthesis with Synopsys |c Weng Fook Lee |
| 264 | 1 | |a San Diego |b Academic Press |c c2000 | |
| 300 | |a 1 Online-Ressource (xxiv, 392 p.) | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 500 | |a This book provides the most up-to-date coverage using the Synopsys program in the design of integrated circuits. The incorporation of "synthesis tools" is the most popular new method of designing integrated circuits for higher speeds covering smaller surface areas. Synopsys is the dominant computer-aided circuit design program in the world. All of the major circuit manufacturers and ASIC design firms use Synopsys. In addition, Synopsys is used in teaching and laboratories at over 600 universities. * First practical guide to using synthesis with Synopsys * Synopsys is the #1 design program for IC design | ||
| 500 | |a List of Figures. -- List of Tables. -- List of Examples. -- Preface. -- Acknowledgement. -- Trademarks. -- I. VHDL CODING -- 1. Introduction. -- 2. VHDL Simulation and Synthesis Flow. -- 3. Synthesizable Code for Basic Logic Components. -- 4. Signal Versus Variable. -- 5. Examples of Complex Synthesizable Code. -- 6. Pipeline Microcontroller Synthesizable Design. -- II. LOGIC SYNTHESIS WITH SYNOPSYS. -- 7. Timing Considerations in Design. -- 8. VHDL Synthesis with Timing Constraints. -- 9. GTECH Instantiation. -- 10. DesignWare Library. -- 11. Testability Issues in Synthesis. -- 12. FPGA Synthesis. -- 13. Synthesis Links to Layout. -- 14. Design Guideline to Follow for Efficient Synthesis. -- 15. Appendix A (STD_LOGIC_1164 Library). -- 16. Appendix B (Shifter Synthesis Results). -- 17. Appendix C (Counter Synthesis Results). -- 18. Appendix D (Pipeline Microcontroller Synthesis Results--Top-Down Compilation). -- 19. Appendix E (EDIF File of Synthesized Microcontroller Example from Chapter 6). -- 20. Appendix F (SDF File from Synthesized Microcontroller Example of Chapter 6). -- Glossary. -- Bibliography. -- Index | ||
| 500 | |a Includes bibliographical references and index | ||
| 650 | 7 | |a COMPUTERS / Machine Theory |2 bisacsh | |
| 650 | 7 | |a COMPUTERS / Computer Engineering |2 bisacsh | |
| 650 | 7 | |a COMPUTERS / Hardware / General |2 bisacsh | |
| 650 | 7 | |a VHDL (Computer hardware description language) |2 fast | |
| 650 | 4 | |a VHDL (Computer hardware description language) | |
| 856 | 4 | 0 | |u http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=207412 |x Aggregator |3 Volltext |
| 912 | |a ZDB-4-EBA | ||
| 999 | |a oai:aleph.bib-bvb.de:BVB01-028469094 | ||
| 966 | e | |u http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=207412 |l FAW01 |p ZDB-4-EBA |q FAW_PDA_EBA |x Aggregator |3 Volltext | |
| 966 | e | |u http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=207412 |l FAW02 |p ZDB-4-EBA |q FAW_PDA_EBA |x Aggregator |3 Volltext | |
Datensatz im Suchindex
| _version_ | 1804175410463768576 |
|---|---|
| any_adam_object | |
| author | Lee, Weng Fook |
| author_facet | Lee, Weng Fook |
| author_role | aut |
| author_sort | Lee, Weng Fook |
| author_variant | w f l wf wfl |
| building | Verbundindex |
| bvnumber | BV043044557 |
| collection | ZDB-4-EBA |
| ctrlnum | (OCoLC)162129399 (DE-599)BVBBV043044557 |
| dewey-full | 621.39/2 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39/2 |
| dewey-search | 621.39/2 |
| dewey-sort | 3621.39 12 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>03642nmm a2200469zc 4500</leader><controlfield tag="001">BV043044557</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">151123s2000 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0080520502</subfield><subfield code="c">electronic bk.</subfield><subfield code="9">0-08-052050-2</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0124406513</subfield><subfield code="9">0-12-440651-3</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">1281046701</subfield><subfield code="9">1-281-04670-1</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780080520506</subfield><subfield code="c">electronic bk.</subfield><subfield code="9">978-0-08-052050-6</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780124406513</subfield><subfield code="9">978-0-12-440651-3</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781281046703</subfield><subfield code="9">978-1-281-04670-3</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)162129399</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV043044557</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-1046</subfield><subfield code="a">DE-1047</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/2</subfield><subfield code="2">22</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Lee, Weng Fook</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">VHDL</subfield><subfield code="b">coding and logic synthesis with Synopsys</subfield><subfield code="c">Weng Fook Lee</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">San Diego</subfield><subfield code="b">Academic Press</subfield><subfield code="c">c2000</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (xxiv, 392 p.)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">This book provides the most up-to-date coverage using the Synopsys program in the design of integrated circuits. The incorporation of "synthesis tools" is the most popular new method of designing integrated circuits for higher speeds covering smaller surface areas. Synopsys is the dominant computer-aided circuit design program in the world. All of the major circuit manufacturers and ASIC design firms use Synopsys. In addition, Synopsys is used in teaching and laboratories at over 600 universities. * First practical guide to using synthesis with Synopsys * Synopsys is the #1 design program for IC design</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">List of Figures. -- List of Tables. -- List of Examples. -- Preface. -- Acknowledgement. -- Trademarks. -- I. VHDL CODING -- 1. Introduction. -- 2. VHDL Simulation and Synthesis Flow. -- 3. Synthesizable Code for Basic Logic Components. -- 4. Signal Versus Variable. -- 5. Examples of Complex Synthesizable Code. -- 6. Pipeline Microcontroller Synthesizable Design. -- II. LOGIC SYNTHESIS WITH SYNOPSYS. -- 7. Timing Considerations in Design. -- 8. VHDL Synthesis with Timing Constraints. -- 9. GTECH Instantiation. -- 10. DesignWare Library. -- 11. Testability Issues in Synthesis. -- 12. FPGA Synthesis. -- 13. Synthesis Links to Layout. -- 14. Design Guideline to Follow for Efficient Synthesis. -- 15. Appendix A (STD_LOGIC_1164 Library). -- 16. Appendix B (Shifter Synthesis Results). -- 17. Appendix C (Counter Synthesis Results). -- 18. Appendix D (Pipeline Microcontroller Synthesis Results--Top-Down Compilation). -- 19. Appendix E (EDIF File of Synthesized Microcontroller Example from Chapter 6). -- 20. Appendix F (SDF File from Synthesized Microcontroller Example of Chapter 6). -- Glossary. -- Bibliography. -- Index</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references and index</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">COMPUTERS / Machine Theory</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">COMPUTERS / Computer Engineering</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">COMPUTERS / Hardware / General</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">VHDL (Computer hardware description language)</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">VHDL (Computer hardware description language)</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=207412</subfield><subfield code="x">Aggregator</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-4-EBA</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-028469094</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=207412</subfield><subfield code="l">FAW01</subfield><subfield code="p">ZDB-4-EBA</subfield><subfield code="q">FAW_PDA_EBA</subfield><subfield code="x">Aggregator</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=207412</subfield><subfield code="l">FAW02</subfield><subfield code="p">ZDB-4-EBA</subfield><subfield code="q">FAW_PDA_EBA</subfield><subfield code="x">Aggregator</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
| id | DE-604.BV043044557 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-10T07:15:51Z |
| institution | BVB |
| isbn | 0080520502 0124406513 1281046701 9780080520506 9780124406513 9781281046703 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-028469094 |
| oclc_num | 162129399 |
| open_access_boolean | |
| owner | DE-1046 DE-1047 |
| owner_facet | DE-1046 DE-1047 |
| physical | 1 Online-Ressource (xxiv, 392 p.) |
| psigel | ZDB-4-EBA ZDB-4-EBA FAW_PDA_EBA |
| publishDate | 2000 |
| publishDateSearch | 2000 |
| publishDateSort | 2000 |
| publisher | Academic Press |
| record_format | marc |
| spelling | Lee, Weng Fook Verfasser aut VHDL coding and logic synthesis with Synopsys Weng Fook Lee San Diego Academic Press c2000 1 Online-Ressource (xxiv, 392 p.) txt rdacontent c rdamedia cr rdacarrier This book provides the most up-to-date coverage using the Synopsys program in the design of integrated circuits. The incorporation of "synthesis tools" is the most popular new method of designing integrated circuits for higher speeds covering smaller surface areas. Synopsys is the dominant computer-aided circuit design program in the world. All of the major circuit manufacturers and ASIC design firms use Synopsys. In addition, Synopsys is used in teaching and laboratories at over 600 universities. * First practical guide to using synthesis with Synopsys * Synopsys is the #1 design program for IC design List of Figures. -- List of Tables. -- List of Examples. -- Preface. -- Acknowledgement. -- Trademarks. -- I. VHDL CODING -- 1. Introduction. -- 2. VHDL Simulation and Synthesis Flow. -- 3. Synthesizable Code for Basic Logic Components. -- 4. Signal Versus Variable. -- 5. Examples of Complex Synthesizable Code. -- 6. Pipeline Microcontroller Synthesizable Design. -- II. LOGIC SYNTHESIS WITH SYNOPSYS. -- 7. Timing Considerations in Design. -- 8. VHDL Synthesis with Timing Constraints. -- 9. GTECH Instantiation. -- 10. DesignWare Library. -- 11. Testability Issues in Synthesis. -- 12. FPGA Synthesis. -- 13. Synthesis Links to Layout. -- 14. Design Guideline to Follow for Efficient Synthesis. -- 15. Appendix A (STD_LOGIC_1164 Library). -- 16. Appendix B (Shifter Synthesis Results). -- 17. Appendix C (Counter Synthesis Results). -- 18. Appendix D (Pipeline Microcontroller Synthesis Results--Top-Down Compilation). -- 19. Appendix E (EDIF File of Synthesized Microcontroller Example from Chapter 6). -- 20. Appendix F (SDF File from Synthesized Microcontroller Example of Chapter 6). -- Glossary. -- Bibliography. -- Index Includes bibliographical references and index COMPUTERS / Machine Theory bisacsh COMPUTERS / Computer Engineering bisacsh COMPUTERS / Hardware / General bisacsh VHDL (Computer hardware description language) fast VHDL (Computer hardware description language) http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=207412 Aggregator Volltext |
| spellingShingle | Lee, Weng Fook VHDL coding and logic synthesis with Synopsys COMPUTERS / Machine Theory bisacsh COMPUTERS / Computer Engineering bisacsh COMPUTERS / Hardware / General bisacsh VHDL (Computer hardware description language) fast VHDL (Computer hardware description language) |
| title | VHDL coding and logic synthesis with Synopsys |
| title_auth | VHDL coding and logic synthesis with Synopsys |
| title_exact_search | VHDL coding and logic synthesis with Synopsys |
| title_full | VHDL coding and logic synthesis with Synopsys Weng Fook Lee |
| title_fullStr | VHDL coding and logic synthesis with Synopsys Weng Fook Lee |
| title_full_unstemmed | VHDL coding and logic synthesis with Synopsys Weng Fook Lee |
| title_short | VHDL |
| title_sort | vhdl coding and logic synthesis with synopsys |
| title_sub | coding and logic synthesis with Synopsys |
| topic | COMPUTERS / Machine Theory bisacsh COMPUTERS / Computer Engineering bisacsh COMPUTERS / Hardware / General bisacsh VHDL (Computer hardware description language) fast VHDL (Computer hardware description language) |
| topic_facet | COMPUTERS / Machine Theory COMPUTERS / Computer Engineering COMPUTERS / Hardware / General VHDL (Computer hardware description language) |
| url | http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=207412 |
| work_keys_str_mv | AT leewengfook vhdlcodingandlogicsynthesiswithsynopsys |