Computer architecture: a quantitative approach
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Cambridge, MA
Morgan Kaufmann Publishers
[2019]
|
| Ausgabe: | Sixth edition |
| Schlagworte: | |
| Online-Zugang: | Inhaltsverzeichnis Klappentext |
| Beschreibung: | xxix, 617 Seiten, A-55, B-67, C-78, R-36, I-48 Illustrationen, Diagramme |
| ISBN: | 9780128119051 |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV042971968 | ||
| 003 | DE-604 | ||
| 005 | 20210111 | ||
| 007 | t | ||
| 008 | 151031s2019 xxua||| |||| 00||| eng d | ||
| 020 | |a 9780128119051 |c pbk: USD 92.14 |9 978-0-12-811905-1 | ||
| 035 | |a (OCoLC)1018461032 | ||
| 035 | |a (DE-599)BVBBV042971968 | ||
| 040 | |a DE-604 |b ger |e rda | ||
| 041 | 0 | |a eng | |
| 044 | |a xxu |c US | ||
| 049 | |a DE-703 |a DE-91G |a DE-20 |a DE-11 |a DE-573 |a DE-29T |a DE-83 |a DE-634 |a DE-898 |a DE-Aug4 |a DE-863 |a DE-858 |a DE-384 |a DE-739 |a DE-706 |a DE-188 |a DE-19 | ||
| 084 | |a ST 150 |0 (DE-625)143594: |2 rvk | ||
| 084 | |a DAT 200f |2 stub | ||
| 100 | 1 | |a Hennessy, John L. |d 1952- |e Verfasser |0 (DE-588)114326436 |4 aut | |
| 245 | 1 | 0 | |a Computer architecture |b a quantitative approach |c John L. Hennessy, Stanford University, David A. Patterson, University of California, Berkeley |
| 250 | |a Sixth edition | ||
| 264 | 1 | |a Cambridge, MA |b Morgan Kaufmann Publishers |c [2019] | |
| 264 | 4 | |c © 2019 | |
| 300 | |a xxix, 617 Seiten, A-55, B-67, C-78, R-36, I-48 |b Illustrationen, Diagramme | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 650 | 0 | 7 | |a Computerarchitektur |0 (DE-588)4048717-9 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Konstruktion |0 (DE-588)4032231-2 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Computerarchitektur |0 (DE-588)4048717-9 |D s |
| 689 | 0 | |5 DE-604 | |
| 689 | 1 | 0 | |a Konstruktion |0 (DE-588)4032231-2 |D s |
| 689 | 1 | |8 1\p |5 DE-604 | |
| 700 | 1 | |a Patterson, David A. |d 1947- |e Verfasser |0 (DE-588)114326452 |4 aut | |
| 856 | 4 | 2 | |m Digitalisierung UB Passau - ADAM Catalogue Enrichment |q application/pdf |u http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=028397781&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |3 Inhaltsverzeichnis |
| 856 | 4 | 2 | |m Digitalisierung UB Passau - ADAM Catalogue Enrichment |q application/pdf |u http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=028397781&sequence=000003&line_number=0002&func_code=DB_RECORDS&service_type=MEDIA |3 Klappentext |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-028397781 | ||
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
Datensatz im Suchindex
| DE-BY-863_location | 1000 |
|---|---|
| DE-BY-FWS_call_number | 1000/ST 150 H515(6) |
| DE-BY-FWS_katkey | 700807 |
| DE-BY-FWS_media_number | 083101412830 |
| _version_ | 1806174168467636224 |
| adam_text | Contents Foreword Chapter Ί ix Preface xvii Acknowledgments xxv Fundamentals of Quantitative Design and Analysis 1.1 .1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 1.10 1.11 1.12 1.13 Introduction Classes of Computers Defining Computer Architecture Trends in Technology Trends in Power and Energy in integrated Circuits Trends in Cost Dependability Measuring, Reporting, and Summarizing Performance Quantitative Principles of Computer Design Putting It All Together: Performance, Price, and Power Fallacies and Pitfalls Concluding Remarks Historical Perspectives and References Case Studies and Exercises by Diana Franklin • Chapter 2 2 б 11 18 23 29 36 39 48 55 58 64 67 67 * Memory Hierarchy Design 2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 2.9 Introduction Memory Technology and Optimizations Ten Advanced Optimizations of Cache Performance Virtual Memory and Virtual Machines Cross-Cutting issues: The Design of Memory Hierarchies Putting It All Together: Memory Hierarchies in the ARM Cortex-A53 and Intel Core І7 6700 Fallacies and Pitfalls Concluding Remarks: Looking Ahead Historical Perspectives and References 78 84 94 118 126 129 142 146 148 xi
xii н Contents Case Studies and Exercises by Norman P. Jouppi, Rajeev Balasubramonian, Naveen Muralimanohar, and Sheng Li Chapter 3 Instruction-Level Parallelism and Its Exploitation 3.1 3.2 3.3 3.4 3.5 3.6 3.7 3.8 3.9 3.10 3.11 3.12 3.13 3.14 3.15 Chapter 4 Instruction-Level Parallelism: Concepts and Challenges Basic Compiler Techniques for Exposing ILP Reducing Branch Costs With Advanced Branch Prediction Overcoming Data Hazards With Dynamic Scheduling Dynamic Scheduling: Examples and the Algorithm Hardware-Based Speculation Exploiting ILP Using Multiple issue and Static Scheduling Exploiting ILP Using Dynamic Scheduling, Multiple Issue, and Speculation Advanced Techniques for Instruction Delivery and Speculation Cross-Cutting Issues Multithreading: Exploiting Thread-Level Parallelism to Improve Uniprocessor Throughput Putting It All Together: The Intel Core ¡7 6700 and ARM Cortex-A53 Fallacies and Pitfalls Concluding Remarks: What s Ahead? Historical Perspective and References Case Studies and Exercises by Jason D. Bakos and Robert P. Colwell 168 176 182 191 201 208 218 222 228 240 242 247 258 264 266 266 Data-Level Parallelism in Vector, SIMD, and GPU Architectures 4.1 Introduction 4.2 Vector Architecture 4.3 SIMD Instruction Set Extensions for Multimedia 4.4 Graphics Processing Units 4.5 Detecting and Enhancing Loop-Level Parallelism 4.6 Cross-Cutting Issues 4.7 Putting It All Together: Embedded Versus Server GPUs and Tesla Versus Core І7 4.8 Fallacies and Pitfalls 4.9 Concluding Remarks 4.10 Historical Perspective and References Case Study and Exercises by Jason D.
Bakos Chapter 5 148 282 283 304 310 336 345 346 353 357 357 357 Thread-Level Parallelism 5.1 5.2 5.3 Introduction Centralized Shared-Memory Architectures Performance of Symmetric Shared-Memory Multiprocessors 368 377 393
Contents 5.4 5.5 5.6 5.7 5.8 5.9 5.10 5.11 5.12 Chapter б Distributed Shared-Memory and Directory-Based Coherence Synchronization: The Basics Models of Memory Consistency: An Introduction Cross-Cutting Issues Putting It All Together: Multicore Processors and Their Performance. Fallacies and Pitfalls The Future of Multicore Scaling Concluding Remarks Historical Perspectives and References Case Studies and Exercises by Amr Zaky and David A. Wood · ХІІІ 404 412 417 422 426 438 442 444 445 446 Warehouse-Scale Computers to Exploit Request-Level and Data-Level Parallelism 6.1 6.2 Introduction Programming Models and Workloads for Warehouse-Scale Computers 6.3 Computer Architecture of Warehouse-Scale Computers 6.4 The Efficiency and Cost of Warehouse-Scale Computers 6.5 Cloud Computing: The Return of Utility Computing 6.6 Cross-Cutting Issues 6.7 Putting It All Together: A Google Warehouse-Scale Computer 6.8 Fallacies and Pitfalls _ 6.9 Concluding Remarks 6.10 Historical Perspectives and References Case Studies and Exercises by Parthasarathy Ranganathan Chapter 7 и 466 471 477 482 490 501 503 514 518 519 519 Domain-Specific Architectures 7.1 7.2 7.3 7.4 Introduction Guidelines for DSAs Example Domain: Deep Neural Networks Google s Tensor Processing Unit, an Inference Data Center Accelerator 7.5 Microsoft Catapult, a Flexible Data Center Accelerator 7.6 Intel Crest, a Data Center Accelerator for Training 7.7 Pixel Visual Core, a Personal Mobile Device Image Processing Unit 7.8 Cross-Cutting Issues 7.9 Putting It All Together: CPUs Versus GPUs Versus DNN Accelerators 7.10 Fallacies
and Pitfalls 7.11 Concluding Remarks 7.12 Historical Perspectives and References Case Studies and Exercises by Cliff Young 540 543 544 557 567 579 579 592 595 602 604 606 606
xiv и Contents Appendix A Instruction Set Principles A.1 A.2 A3 A.4 A.5 A.6 A.7 A.8 A.9 A.10 A.11 A.12 Appendix В A-2 A-3 A-7 A-13 A-15 A-16 A-21 A-24 A-33 A-42 A-46 A-47 A-47 Review of Memory Hierarchy B.1 B.2 B.3 B.4 B.5 B.6 B.7 B.8 Appendix C Introduction Classifying Instruction Set Architectures Memory Addressing Type and Size of Operands Operations In the Instruction Set Instructions for Control Flow Encoding an Instruction Set Cross-Cutting Issues: The Role of Compilers Putting It All Together: The RISC-V Architecture Fallacies and Pitfalls Concluding Remarks Historical Perspective and References Exercises by Gregory D. Peterson Introduction . Cache Performance Six Basic Cache Optimizations Virtual Memory Protection and Examples of Virtual Memory Fallacies and Pitfalls Concluding Remarks Historical Perspective and References Exercises by Amr Zaky B-2 B-15 B-22 B-40 B-49 B-57 B-59 B-59 B-60 Pipelining: Basic and Intermediate Concepts C.1 C.2 C.3 C.4 C.5 Introduction The Major Hurdle of Pipelining—PipelineHazards How Is Pipelining Implemented? What Makes Pipelining Hard to Implement? Extending the RISC V Integer Pipeline to Handle Multicycle Operations C.6 Putting It All Together: The MIPS R4000Pipeline C.7 Cross-Cutting Issues C.8 Fallacies and Pitfalls C.9 Concluding Remarks 1 C.10 Historical Perspective and References Updated Exercises by Diana Franklin C-2 C-10 C-26 C-37 C-45 C-55 C-65 C-70 C-71 C-71 C-71
Contents a XV Online Appendices Appendix D Storage Systems Appendix E Embedded Systems by Thomas M. Conte Appendix F Interconnection Networks by Timothy M. Pinkston and José Duato Appendix G Vector Processors in More Depth by Krste Asanovic Appendix H Hardware and Software for VLIW and EPIC Appendix I Large-Scale Multiprocessors and Scientific Applications Appendix J Computer Arithmetic by David Goldberg Appendix К Survey of Instruction Set Architectures Appendix L Advanced Concepts on Address Translation by Abhishek Bhattacharjee Appendix M Historical Perspectives and References References Index R-1 И
COMPUTER ARCHITECTURE Sixth Edition A Quantitative Approach John L. Hennessy I David A. Patterson Foreword by Norman P. Jouppi “This sixth edition comes at a critical time: Moore’s Law is fading just as deep learning demands unprecedented compute cycles. The new chapter on domain-specific architectures documents a number of promising approaches and prophesies a rebirth in computer architecture. Like the scholars of the European Renaissance, computer architects must understand our own history, and then combine the lessons of that history with new techniques to remake the world.” —Cliff Young, Google Computer Architecture: A Quantitative Approach, Sixth Edition has been considered essential reading by instructors, students, and practitioners of computer design for nearly 30 years. The sixth edition of this classic textbook is fully revised with the latest developments In processor and system architecture. It now features examples from the RISC-V (“RISC Five”) instruction set architecture, a modern RISC instruction set developed and designed to be a free and openly adoptable standard. It also Includes a new chapter on domain-specific architectures and an updated chapter on warehouse-scale computing that features the first public information on Google’s newest WSC. True to its original mission of demystifying computer architecture, this edition continues the longstanding tradition of focusing on areas where the most exciting computing innovation is happening, while always keeping an emphasis on good engineering design. Features ■ Includes a new chapter on domain-specific
architectures, explaining how they are the only path forward for improved performance and energy efficiency given the end of Moore’s Law and Dennard scaling ■ Features the introduction of four DSAs from industry: Google Tensor Processing Unit, Google Pixel Visual Core, Intel Nervana Neural Network Processor, and Microsoft Catapult ■ Features extensive updates to the chapter on warehouse-scale computing, with the first public information on the newest Google WSC ■ Offers updates to other chapters Including new material dealing with the use of stacked DRAM; data on the performance of new NVIDIA Pascal GPU vs. new AVX-512 Intel Skylake CPU; and extensive additions to content covering multicore architecture and organization
|
| any_adam_object | 1 |
| author | Hennessy, John L. 1952- Patterson, David A. 1947- |
| author_GND | (DE-588)114326436 (DE-588)114326452 |
| author_facet | Hennessy, John L. 1952- Patterson, David A. 1947- |
| author_role | aut aut |
| author_sort | Hennessy, John L. 1952- |
| author_variant | j l h jl jlh d a p da dap |
| building | Verbundindex |
| bvnumber | BV042971968 |
| classification_rvk | ST 150 |
| classification_tum | DAT 200f |
| ctrlnum | (OCoLC)1018461032 (DE-599)BVBBV042971968 |
| discipline | Informatik |
| edition | Sixth edition |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02203nam a2200433 c 4500</leader><controlfield tag="001">BV042971968</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20210111 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">151031s2019 xxua||| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780128119051</subfield><subfield code="c">pbk: USD 92.14</subfield><subfield code="9">978-0-12-811905-1</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1018461032</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV042971968</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="044" ind1=" " ind2=" "><subfield code="a">xxu</subfield><subfield code="c">US</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-703</subfield><subfield code="a">DE-91G</subfield><subfield code="a">DE-20</subfield><subfield code="a">DE-11</subfield><subfield code="a">DE-573</subfield><subfield code="a">DE-29T</subfield><subfield code="a">DE-83</subfield><subfield code="a">DE-634</subfield><subfield code="a">DE-898</subfield><subfield code="a">DE-Aug4</subfield><subfield code="a">DE-863</subfield><subfield code="a">DE-858</subfield><subfield code="a">DE-384</subfield><subfield code="a">DE-739</subfield><subfield code="a">DE-706</subfield><subfield code="a">DE-188</subfield><subfield code="a">DE-19</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 150</subfield><subfield code="0">(DE-625)143594:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">DAT 200f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Hennessy, John L.</subfield><subfield code="d">1952-</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)114326436</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Computer architecture</subfield><subfield code="b">a quantitative approach</subfield><subfield code="c">John L. Hennessy, Stanford University, David A. Patterson, University of California, Berkeley</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">Sixth edition</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Cambridge, MA</subfield><subfield code="b">Morgan Kaufmann Publishers</subfield><subfield code="c">[2019]</subfield></datafield><datafield tag="264" ind1=" " ind2="4"><subfield code="c">© 2019</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">xxix, 617 Seiten, A-55, B-67, C-78, R-36, I-48</subfield><subfield code="b">Illustrationen, Diagramme</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Computerarchitektur</subfield><subfield code="0">(DE-588)4048717-9</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Konstruktion</subfield><subfield code="0">(DE-588)4032231-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Computerarchitektur</subfield><subfield code="0">(DE-588)4048717-9</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Konstruktion</subfield><subfield code="0">(DE-588)4032231-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Patterson, David A.</subfield><subfield code="d">1947-</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)114326452</subfield><subfield code="4">aut</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="m">Digitalisierung UB Passau - ADAM Catalogue Enrichment</subfield><subfield code="q">application/pdf</subfield><subfield code="u">http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=028397781&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA</subfield><subfield code="3">Inhaltsverzeichnis</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="m">Digitalisierung UB Passau - ADAM Catalogue Enrichment</subfield><subfield code="q">application/pdf</subfield><subfield code="u">http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=028397781&sequence=000003&line_number=0002&func_code=DB_RECORDS&service_type=MEDIA</subfield><subfield code="3">Klappentext</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-028397781</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield></record></collection> |
| id | DE-604.BV042971968 |
| illustrated | Illustrated |
| indexdate | 2024-08-01T10:45:15Z |
| institution | BVB |
| isbn | 9780128119051 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-028397781 |
| oclc_num | 1018461032 |
| open_access_boolean | |
| owner | DE-703 DE-91G DE-BY-TUM DE-20 DE-11 DE-573 DE-29T DE-83 DE-634 DE-898 DE-BY-UBR DE-Aug4 DE-863 DE-BY-FWS DE-858 DE-384 DE-739 DE-706 DE-188 DE-19 DE-BY-UBM |
| owner_facet | DE-703 DE-91G DE-BY-TUM DE-20 DE-11 DE-573 DE-29T DE-83 DE-634 DE-898 DE-BY-UBR DE-Aug4 DE-863 DE-BY-FWS DE-858 DE-384 DE-739 DE-706 DE-188 DE-19 DE-BY-UBM |
| physical | xxix, 617 Seiten, A-55, B-67, C-78, R-36, I-48 Illustrationen, Diagramme |
| publishDate | 2019 |
| publishDateSearch | 2019 |
| publishDateSort | 2019 |
| publisher | Morgan Kaufmann Publishers |
| record_format | marc |
| spellingShingle | Hennessy, John L. 1952- Patterson, David A. 1947- Computer architecture a quantitative approach Computerarchitektur (DE-588)4048717-9 gnd Konstruktion (DE-588)4032231-2 gnd |
| subject_GND | (DE-588)4048717-9 (DE-588)4032231-2 |
| title | Computer architecture a quantitative approach |
| title_auth | Computer architecture a quantitative approach |
| title_exact_search | Computer architecture a quantitative approach |
| title_full | Computer architecture a quantitative approach John L. Hennessy, Stanford University, David A. Patterson, University of California, Berkeley |
| title_fullStr | Computer architecture a quantitative approach John L. Hennessy, Stanford University, David A. Patterson, University of California, Berkeley |
| title_full_unstemmed | Computer architecture a quantitative approach John L. Hennessy, Stanford University, David A. Patterson, University of California, Berkeley |
| title_short | Computer architecture |
| title_sort | computer architecture a quantitative approach |
| title_sub | a quantitative approach |
| topic | Computerarchitektur (DE-588)4048717-9 gnd Konstruktion (DE-588)4032231-2 gnd |
| topic_facet | Computerarchitektur Konstruktion |
| url | http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=028397781&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=028397781&sequence=000003&line_number=0002&func_code=DB_RECORDS&service_type=MEDIA |
| work_keys_str_mv | AT hennessyjohnl computerarchitectureaquantitativeapproach AT pattersondavida computerarchitectureaquantitativeapproach |
Inhaltsverzeichnis
Würzburg Zentralbibliothek Lesesaal
| Signatur: |
1000 ST 150 H515(6) |
|---|---|
| Exemplar 1 | ausleihbar Verfügbar Bestellen |