VLSI physical design: from graph partitioning to timing closure
Saved in:
| Format: | Electronic eBook |
|---|---|
| Language: | English |
| Published: |
Dordrecht [u.a.]
Springer
2011
|
| Subjects: | |
| Physical Description: | 1 Online-Ressource (XI, 310 S.) graph. Darst. |
| ISBN: | 9789048195916 |
Staff View
MARC
| LEADER | 00000nmm a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV042908407 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 151006s2011 |||| o||u| ||||||eng d | ||
| 020 | |a 9789048195916 |c Online |9 978-90-481-9591-6 | ||
| 024 | 3 | |a 9789048195909 | |
| 035 | |a (OCoLC)707187543 | ||
| 035 | |a (DE-599)BVBBV042908407 | ||
| 040 | |a DE-604 |b ger | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-739 | ||
| 084 | |a ZN 4950 |0 (DE-625)157424: |2 rvk | ||
| 245 | 1 | 0 | |a VLSI physical design |b from graph partitioning to timing closure |c Andrew B. Kahng [u.a.] |
| 264 | 1 | |a Dordrecht [u.a.] |b Springer |c 2011 | |
| 300 | |a 1 Online-Ressource (XI, 310 S.) |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 650 | 4 | |a Ingenieurwissenschaften | |
| 650 | 4 | |a Engineering | |
| 650 | 4 | |a Logic design | |
| 650 | 4 | |a Computer aided design | |
| 650 | 4 | |a Electronics | |
| 650 | 4 | |a Systems engineering | |
| 650 | 4 | |a Circuits and Systems | |
| 650 | 4 | |a Logic Design | |
| 650 | 4 | |a Electronics and Microelectronics, Instrumentation | |
| 650 | 4 | |a Computer-Aided Engineering (CAD, CAE) and Design | |
| 650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
| 653 | |a Integrated circuits / Very large scale integration / Design and construction | ||
| 689 | 0 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 0 | |5 DE-604 | |
| 700 | 1 | |a Kahng, Andrew B. |d 1963- |e Sonstige |0 (DE-588)143791435 |4 oth | |
| 776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe, Hardcover |z 978-90-481-9590-9 |
| 776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe, Hardcover |z 90-481-9590-X |
| 912 | |a ZDB-89-EBL | ||
| 999 | |a oai:aleph.bib-bvb.de:BVB01-028336297 | ||
Record in the Search Index
| _version_ | 1804175204656611328 |
|---|---|
| any_adam_object | |
| author_GND | (DE-588)143791435 |
| building | Verbundindex |
| bvnumber | BV042908407 |
| classification_rvk | ZN 4950 |
| collection | ZDB-89-EBL |
| ctrlnum | (OCoLC)707187543 (DE-599)BVBBV042908407 |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01681nmm a2200481 c 4500</leader><controlfield tag="001">BV042908407</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">151006s2011 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9789048195916</subfield><subfield code="c">Online</subfield><subfield code="9">978-90-481-9591-6</subfield></datafield><datafield tag="024" ind1="3" ind2=" "><subfield code="a">9789048195909</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)707187543</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV042908407</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-739</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4950</subfield><subfield code="0">(DE-625)157424:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">VLSI physical design</subfield><subfield code="b">from graph partitioning to timing closure</subfield><subfield code="c">Andrew B. Kahng [u.a.]</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Dordrecht [u.a.]</subfield><subfield code="b">Springer</subfield><subfield code="c">2011</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (XI, 310 S.)</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Ingenieurwissenschaften</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer aided design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronics</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Systems engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits and Systems</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic Design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronics and Microelectronics, Instrumentation</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer-Aided Engineering (CAD, CAE) and Design</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="653" ind1=" " ind2=" "><subfield code="a">Integrated circuits / Very large scale integration / Design and construction</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Kahng, Andrew B.</subfield><subfield code="d">1963-</subfield><subfield code="e">Sonstige</subfield><subfield code="0">(DE-588)143791435</subfield><subfield code="4">oth</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe, Hardcover</subfield><subfield code="z">978-90-481-9590-9</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe, Hardcover</subfield><subfield code="z">90-481-9590-X</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-89-EBL</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-028336297</subfield></datafield></record></collection> |
| id | DE-604.BV042908407 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-10T07:12:34Z |
| institution | BVB |
| isbn | 9789048195916 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-028336297 |
| oclc_num | 707187543 |
| open_access_boolean | |
| owner | DE-739 |
| owner_facet | DE-739 |
| physical | 1 Online-Ressource (XI, 310 S.) graph. Darst. |
| psigel | ZDB-89-EBL |
| publishDate | 2011 |
| publishDateSearch | 2011 |
| publishDateSort | 2011 |
| publisher | Springer |
| record_format | marc |
| spelling | VLSI physical design from graph partitioning to timing closure Andrew B. Kahng [u.a.] Dordrecht [u.a.] Springer 2011 1 Online-Ressource (XI, 310 S.) graph. Darst. txt rdacontent c rdamedia cr rdacarrier Ingenieurwissenschaften Engineering Logic design Computer aided design Electronics Systems engineering Circuits and Systems Logic Design Electronics and Microelectronics, Instrumentation Computer-Aided Engineering (CAD, CAE) and Design VLSI (DE-588)4117388-0 gnd rswk-swf Integrated circuits / Very large scale integration / Design and construction VLSI (DE-588)4117388-0 s DE-604 Kahng, Andrew B. 1963- Sonstige (DE-588)143791435 oth Erscheint auch als Druck-Ausgabe, Hardcover 978-90-481-9590-9 Erscheint auch als Druck-Ausgabe, Hardcover 90-481-9590-X |
| spellingShingle | VLSI physical design from graph partitioning to timing closure Ingenieurwissenschaften Engineering Logic design Computer aided design Electronics Systems engineering Circuits and Systems Logic Design Electronics and Microelectronics, Instrumentation Computer-Aided Engineering (CAD, CAE) and Design VLSI (DE-588)4117388-0 gnd |
| subject_GND | (DE-588)4117388-0 |
| title | VLSI physical design from graph partitioning to timing closure |
| title_auth | VLSI physical design from graph partitioning to timing closure |
| title_exact_search | VLSI physical design from graph partitioning to timing closure |
| title_full | VLSI physical design from graph partitioning to timing closure Andrew B. Kahng [u.a.] |
| title_fullStr | VLSI physical design from graph partitioning to timing closure Andrew B. Kahng [u.a.] |
| title_full_unstemmed | VLSI physical design from graph partitioning to timing closure Andrew B. Kahng [u.a.] |
| title_short | VLSI physical design |
| title_sort | vlsi physical design from graph partitioning to timing closure |
| title_sub | from graph partitioning to timing closure |
| topic | Ingenieurwissenschaften Engineering Logic design Computer aided design Electronics Systems engineering Circuits and Systems Logic Design Electronics and Microelectronics, Instrumentation Computer-Aided Engineering (CAD, CAE) and Design VLSI (DE-588)4117388-0 gnd |
| topic_facet | Ingenieurwissenschaften Engineering Logic design Computer aided design Electronics Systems engineering Circuits and Systems Logic Design Electronics and Microelectronics, Instrumentation Computer-Aided Engineering (CAD, CAE) and Design VLSI |
| work_keys_str_mv | AT kahngandrewb vlsiphysicaldesignfromgraphpartitioningtotimingclosure |