Digital VLSI design with Verilog: a textbook from Silicon Valley Polytechnic Institute
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Cham [u.a.]
Springer
2014
|
| Ausgabe: | 2. ed. |
| Schlagworte: | |
| Beschreibung: | XVI, 553 S. Ill., graph. Darst. |
| ISBN: | 9783319047881 |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV042034756 | ||
| 003 | DE-604 | ||
| 005 | 20170110 | ||
| 007 | t | ||
| 008 | 140820s2014 ad|| |||| 00||| eng d | ||
| 020 | |a 9783319047881 |c print |9 978-3-319-04788-1 | ||
| 035 | |a (OCoLC)890081611 | ||
| 035 | |a (DE-599)BVBBV042034756 | ||
| 040 | |a DE-604 |b ger | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-11 |a DE-1043 |a DE-862 | ||
| 082 | 0 | |a 621.395 |2 22 | |
| 084 | |a ST 150 |0 (DE-625)143594: |2 rvk | ||
| 084 | |a ST 250 |0 (DE-625)143626: |2 rvk | ||
| 084 | |a ZN 4904 |0 (DE-625)157419: |2 rvk | ||
| 084 | |a ZN 4950 |0 (DE-625)157424: |2 rvk | ||
| 100 | 1 | |a Williams, John |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Digital VLSI design with Verilog |b a textbook from Silicon Valley Polytechnic Institute |c John Michael Williams |
| 250 | |a 2. ed. | ||
| 264 | 1 | |a Cham [u.a.] |b Springer |c 2014 | |
| 300 | |a XVI, 553 S. |b Ill., graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 650 | 4 | |a Integrated circuits / Very large scale integration / Design and construction | |
| 650 | 4 | |a Verilog (Computer hardware description language) | |
| 650 | 0 | 7 | |a VERILOG |0 (DE-588)4268385-3 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 0 | 1 | |a VERILOG |0 (DE-588)4268385-3 |D s |
| 689 | 0 | |5 DE-604 | |
| 776 | 0 | 8 | |i Erscheint auch als |n Online-Ausgabe |z 978-3-319-04789-8 |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-027476157 | ||
Datensatz im Suchindex
| DE-BY-862_location | 2000 |
|---|---|
| DE-BY-FWS_call_number | 2000/ZN 4904 W724(2) |
| DE-BY-FWS_katkey | 521684 |
| DE-BY-FWS_media_number | 083000516296 |
| _version_ | 1806176761553092608 |
| any_adam_object | |
| author | Williams, John |
| author_facet | Williams, John |
| author_role | aut |
| author_sort | Williams, John |
| author_variant | j w jw |
| building | Verbundindex |
| bvnumber | BV042034756 |
| classification_rvk | ST 150 ST 250 ZN 4904 ZN 4950 |
| ctrlnum | (OCoLC)890081611 (DE-599)BVBBV042034756 |
| dewey-full | 621.395 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.395 |
| dewey-search | 621.395 |
| dewey-sort | 3621.395 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Informatik Elektrotechnik / Elektronik / Nachrichtentechnik |
| edition | 2. ed. |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01476nam a2200421 c 4500</leader><controlfield tag="001">BV042034756</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20170110 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">140820s2014 ad|| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9783319047881</subfield><subfield code="c">print</subfield><subfield code="9">978-3-319-04788-1</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)890081611</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV042034756</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-11</subfield><subfield code="a">DE-1043</subfield><subfield code="a">DE-862</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.395</subfield><subfield code="2">22</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 150</subfield><subfield code="0">(DE-625)143594:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 250</subfield><subfield code="0">(DE-625)143626:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4904</subfield><subfield code="0">(DE-625)157419:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4950</subfield><subfield code="0">(DE-625)157424:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Williams, John</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Digital VLSI design with Verilog</subfield><subfield code="b">a textbook from Silicon Valley Polytechnic Institute</subfield><subfield code="c">John Michael Williams</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">2. ed.</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Cham [u.a.]</subfield><subfield code="b">Springer</subfield><subfield code="c">2014</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XVI, 553 S.</subfield><subfield code="b">Ill., graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits / Very large scale integration / Design and construction</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Verilog (Computer hardware description language)</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Online-Ausgabe</subfield><subfield code="z">978-3-319-04789-8</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-027476157</subfield></datafield></record></collection> |
| id | DE-604.BV042034756 |
| illustrated | Illustrated |
| indexdate | 2024-08-01T11:26:28Z |
| institution | BVB |
| isbn | 9783319047881 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-027476157 |
| oclc_num | 890081611 |
| open_access_boolean | |
| owner | DE-11 DE-1043 DE-862 DE-BY-FWS |
| owner_facet | DE-11 DE-1043 DE-862 DE-BY-FWS |
| physical | XVI, 553 S. Ill., graph. Darst. |
| publishDate | 2014 |
| publishDateSearch | 2014 |
| publishDateSort | 2014 |
| publisher | Springer |
| record_format | marc |
| spellingShingle | Williams, John Digital VLSI design with Verilog a textbook from Silicon Valley Polytechnic Institute Integrated circuits / Very large scale integration / Design and construction Verilog (Computer hardware description language) VERILOG (DE-588)4268385-3 gnd VLSI (DE-588)4117388-0 gnd |
| subject_GND | (DE-588)4268385-3 (DE-588)4117388-0 |
| title | Digital VLSI design with Verilog a textbook from Silicon Valley Polytechnic Institute |
| title_auth | Digital VLSI design with Verilog a textbook from Silicon Valley Polytechnic Institute |
| title_exact_search | Digital VLSI design with Verilog a textbook from Silicon Valley Polytechnic Institute |
| title_full | Digital VLSI design with Verilog a textbook from Silicon Valley Polytechnic Institute John Michael Williams |
| title_fullStr | Digital VLSI design with Verilog a textbook from Silicon Valley Polytechnic Institute John Michael Williams |
| title_full_unstemmed | Digital VLSI design with Verilog a textbook from Silicon Valley Polytechnic Institute John Michael Williams |
| title_short | Digital VLSI design with Verilog |
| title_sort | digital vlsi design with verilog a textbook from silicon valley polytechnic institute |
| title_sub | a textbook from Silicon Valley Polytechnic Institute |
| topic | Integrated circuits / Very large scale integration / Design and construction Verilog (Computer hardware description language) VERILOG (DE-588)4268385-3 gnd VLSI (DE-588)4117388-0 gnd |
| topic_facet | Integrated circuits / Very large scale integration / Design and construction Verilog (Computer hardware description language) VERILOG VLSI |
| work_keys_str_mv | AT williamsjohn digitalvlsidesignwithverilogatextbookfromsiliconvalleypolytechnicinstitute |
THWS Schweinfurt Zentralbibliothek Lesesaal
| Signatur: |
2000 ZN 4904 W724(2) |
|---|---|
| Exemplar 1 | ausleihbar Verfügbar Bestellen |