The gm/ID methodology, a sizing tool for low-voltage analog CMOS circuits: the semi-empirical and compact model approaches
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Elektronisch E-Book |
Sprache: | English |
Veröffentlicht: |
Dordrecht, DE
Springer
c2010
|
Schriftenreihe: | Analog circuits and signal processing series
|
Schlagworte: | |
Online-Zugang: | Volltext |
Beschreibung: | In title "gm/ID" both the m and D are subscript Includes bibliographical references (p. 167-168) and index |
Beschreibung: | 1 Online-Ressource (xvi, 171 p.) |
ISBN: | 9780387471013 0387471014 9781282838093 |
Internformat
MARC
LEADER | 00000nmm a2200000zc 4500 | ||
---|---|---|---|
001 | BV041908240 | ||
003 | DE-604 | ||
005 | 00000000000000.0 | ||
007 | cr|uuu---uuuuu | ||
008 | 140612s2010 |||| o||u| ||||||eng d | ||
020 | |a 9780387471013 |c ebk. |9 978-0-387-47101-3 | ||
020 | |a 0387471014 |c ebk. |9 0-387-47101-4 | ||
020 | |a 9781282838093 |c MyiLibrary |9 978-1-282-83809-3 | ||
035 | |a (OCoLC)824161765 | ||
035 | |a (DE-599)BVBBV041908240 | ||
040 | |a DE-604 |b ger |e aacr | ||
041 | 0 | |a eng | |
082 | 0 | |a 621.3815 |2 22 | |
084 | |a ZN 4960 |0 (DE-625)157426: |2 rvk | ||
100 | 1 | |a Jespers, Paul G. |e Verfasser |4 aut | |
245 | 1 | 0 | |a The gm/ID methodology, a sizing tool for low-voltage analog CMOS circuits |b the semi-empirical and compact model approaches |c by Paul G.A. Jespers |
264 | 1 | |a Dordrecht, DE |b Springer |c c2010 | |
300 | |a 1 Online-Ressource (xvi, 171 p.) | ||
336 | |b txt |2 rdacontent | ||
337 | |b c |2 rdamedia | ||
338 | |b cr |2 rdacarrier | ||
490 | 0 | |a Analog circuits and signal processing series | |
500 | |a In title "gm/ID" both the m and D are subscript | ||
500 | |a Includes bibliographical references (p. 167-168) and index | ||
650 | 4 | |a Metal oxide semiconductors, Complementary / Design and construction | |
650 | 4 | |a Low voltage integrated circuits / Design and construction | |
650 | 4 | |a Linear integrated circuits / Design and construction | |
650 | 0 | 7 | |a CMOS |0 (DE-588)4010319-5 |2 gnd |9 rswk-swf |
689 | 0 | 0 | |a CMOS |0 (DE-588)4010319-5 |D s |
689 | 0 | |8 1\p |5 DE-604 | |
776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe, Hardcover |z 978-0-387-47100-6 |
776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe, Hardcover |z 0-387-47100-6 |
856 | 4 | 0 | |u http://lib.myilibrary.com?id=283809 |x Aggregator |3 Volltext |
912 | |a ZDB-26-MYL | ||
999 | |a oai:aleph.bib-bvb.de:BVB01-027351910 | ||
883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk |
Datensatz im Suchindex
_version_ | 1804152268494209024 |
---|---|
any_adam_object | |
author | Jespers, Paul G. |
author_facet | Jespers, Paul G. |
author_role | aut |
author_sort | Jespers, Paul G. |
author_variant | p g j pg pgj |
building | Verbundindex |
bvnumber | BV041908240 |
classification_rvk | ZN 4960 |
collection | ZDB-26-MYL |
ctrlnum | (OCoLC)824161765 (DE-599)BVBBV041908240 |
dewey-full | 621.3815 |
dewey-hundreds | 600 - Technology (Applied sciences) |
dewey-ones | 621 - Applied physics |
dewey-raw | 621.3815 |
dewey-search | 621.3815 |
dewey-sort | 3621.3815 |
dewey-tens | 620 - Engineering and allied operations |
discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
format | Electronic eBook |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01893nmm a2200457zc 4500</leader><controlfield tag="001">BV041908240</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">140612s2010 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780387471013</subfield><subfield code="c">ebk.</subfield><subfield code="9">978-0-387-47101-3</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0387471014</subfield><subfield code="c">ebk.</subfield><subfield code="9">0-387-47101-4</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781282838093</subfield><subfield code="c">MyiLibrary</subfield><subfield code="9">978-1-282-83809-3</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)824161765</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV041908240</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3815</subfield><subfield code="2">22</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4960</subfield><subfield code="0">(DE-625)157426:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Jespers, Paul G.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">The gm/ID methodology, a sizing tool for low-voltage analog CMOS circuits</subfield><subfield code="b">the semi-empirical and compact model approaches</subfield><subfield code="c">by Paul G.A. Jespers</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Dordrecht, DE</subfield><subfield code="b">Springer</subfield><subfield code="c">c2010</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (xvi, 171 p.)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">Analog circuits and signal processing series</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">In title "gm/ID" both the m and D are subscript</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references (p. 167-168) and index</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Metal oxide semiconductors, Complementary / Design and construction</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Low voltage integrated circuits / Design and construction</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Linear integrated circuits / Design and construction</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">CMOS</subfield><subfield code="0">(DE-588)4010319-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">CMOS</subfield><subfield code="0">(DE-588)4010319-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe, Hardcover</subfield><subfield code="z">978-0-387-47100-6</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe, Hardcover</subfield><subfield code="z">0-387-47100-6</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">http://lib.myilibrary.com?id=283809</subfield><subfield code="x">Aggregator</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-26-MYL</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-027351910</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield></record></collection> |
id | DE-604.BV041908240 |
illustrated | Not Illustrated |
indexdate | 2024-07-10T01:08:01Z |
institution | BVB |
isbn | 9780387471013 0387471014 9781282838093 |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-027351910 |
oclc_num | 824161765 |
open_access_boolean | |
physical | 1 Online-Ressource (xvi, 171 p.) |
psigel | ZDB-26-MYL |
publishDate | 2010 |
publishDateSearch | 2010 |
publishDateSort | 2010 |
publisher | Springer |
record_format | marc |
series2 | Analog circuits and signal processing series |
spelling | Jespers, Paul G. Verfasser aut The gm/ID methodology, a sizing tool for low-voltage analog CMOS circuits the semi-empirical and compact model approaches by Paul G.A. Jespers Dordrecht, DE Springer c2010 1 Online-Ressource (xvi, 171 p.) txt rdacontent c rdamedia cr rdacarrier Analog circuits and signal processing series In title "gm/ID" both the m and D are subscript Includes bibliographical references (p. 167-168) and index Metal oxide semiconductors, Complementary / Design and construction Low voltage integrated circuits / Design and construction Linear integrated circuits / Design and construction CMOS (DE-588)4010319-5 gnd rswk-swf CMOS (DE-588)4010319-5 s 1\p DE-604 Erscheint auch als Druck-Ausgabe, Hardcover 978-0-387-47100-6 Erscheint auch als Druck-Ausgabe, Hardcover 0-387-47100-6 http://lib.myilibrary.com?id=283809 Aggregator Volltext 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
spellingShingle | Jespers, Paul G. The gm/ID methodology, a sizing tool for low-voltage analog CMOS circuits the semi-empirical and compact model approaches Metal oxide semiconductors, Complementary / Design and construction Low voltage integrated circuits / Design and construction Linear integrated circuits / Design and construction CMOS (DE-588)4010319-5 gnd |
subject_GND | (DE-588)4010319-5 |
title | The gm/ID methodology, a sizing tool for low-voltage analog CMOS circuits the semi-empirical and compact model approaches |
title_auth | The gm/ID methodology, a sizing tool for low-voltage analog CMOS circuits the semi-empirical and compact model approaches |
title_exact_search | The gm/ID methodology, a sizing tool for low-voltage analog CMOS circuits the semi-empirical and compact model approaches |
title_full | The gm/ID methodology, a sizing tool for low-voltage analog CMOS circuits the semi-empirical and compact model approaches by Paul G.A. Jespers |
title_fullStr | The gm/ID methodology, a sizing tool for low-voltage analog CMOS circuits the semi-empirical and compact model approaches by Paul G.A. Jespers |
title_full_unstemmed | The gm/ID methodology, a sizing tool for low-voltage analog CMOS circuits the semi-empirical and compact model approaches by Paul G.A. Jespers |
title_short | The gm/ID methodology, a sizing tool for low-voltage analog CMOS circuits |
title_sort | the gm id methodology a sizing tool for low voltage analog cmos circuits the semi empirical and compact model approaches |
title_sub | the semi-empirical and compact model approaches |
topic | Metal oxide semiconductors, Complementary / Design and construction Low voltage integrated circuits / Design and construction Linear integrated circuits / Design and construction CMOS (DE-588)4010319-5 gnd |
topic_facet | Metal oxide semiconductors, Complementary / Design and construction Low voltage integrated circuits / Design and construction Linear integrated circuits / Design and construction CMOS |
url | http://lib.myilibrary.com?id=283809 |
work_keys_str_mv | AT jesperspaulg thegmidmethodologyasizingtoolforlowvoltageanalogcmoscircuitsthesemiempiricalandcompactmodelapproaches |