Design for Manufacturability: From 1D to 4D for 90–22 nm Technology Nodes
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Elektronisch E-Book |
Sprache: | English |
Veröffentlicht: |
2014
|
Schlagworte: | |
Online-Zugang: | BTU01 FHA01 FHI01 FHN01 FHR01 FKE01 FRO01 FWS01 FWS02 UBY01 Volltext |
Beschreibung: | This book explains integrated circuit design for manufacturability (DfM) at the product level (packaging, applications) and applies engineering DfM principles to the latest standards of product development at 22 nm technology nodes. It is a valuable guide for layout designers, packaging engineers and quality engineers, covering DfM development from 1D to 4D, involving IC design flow setup, best practices, links to manufacturing and product definition, for process technologies down to 22 nm node, and product families including memories, logic, system-on-chip and system-in-package. · Provides design for manufacturability guidelines on layout techniques for the most advanced, 22 nm technology nodes; · Includes information valuable to layout designers, packaging engineers and quality engineers, working on memories, logic, system-on-chip and system-in-package; · Offers a highly-accessible, single-source reference to information otherwise available only from disparate sources; · Helps readers to translate reliability methodology into real design flows |
Beschreibung: | 1 Online-Ressource (VIII, 278 p.) 214 illus., 45 illus. in color |
ISBN: | 9781461417613 |
DOI: | 10.1007/978-1-4614-1761-3 |
Internformat
MARC
LEADER | 00000nmm a2200000zc 4500 | ||
---|---|---|---|
001 | BV041470845 | ||
003 | DE-604 | ||
005 | 00000000000000.0 | ||
007 | cr|uuu---uuuuu | ||
008 | 131210s2014 |||| o||u| ||||||eng d | ||
020 | |a 9781461417613 |9 978-1-4614-1761-3 | ||
024 | 7 | |a 10.1007/978-1-4614-1761-3 |2 doi | |
035 | |a (OCoLC)865038810 | ||
035 | |a (DE-599)BVBBV041470845 | ||
040 | |a DE-604 |b ger |e aacr | ||
041 | 0 | |a eng | |
049 | |a DE-Aug4 |a DE-92 |a DE-634 |a DE-859 |a DE-898 |a DE-573 |a DE-861 |a DE-706 |a DE-863 |a DE-862 | ||
082 | 0 | |a 621.3815 |2 23 | |
100 | 1 | |a Balasinski, Artur |e Verfasser |4 aut | |
245 | 1 | 0 | |a Design for Manufacturability |b From 1D to 4D for 90–22 nm Technology Nodes |c by Artur Balasinski |
264 | 1 | |c 2014 | |
300 | |a 1 Online-Ressource (VIII, 278 p.) |b 214 illus., 45 illus. in color | ||
336 | |b txt |2 rdacontent | ||
337 | |b c |2 rdamedia | ||
338 | |b cr |2 rdacarrier | ||
500 | |a This book explains integrated circuit design for manufacturability (DfM) at the product level (packaging, applications) and applies engineering DfM principles to the latest standards of product development at 22 nm technology nodes. It is a valuable guide for layout designers, packaging engineers and quality engineers, covering DfM development from 1D to 4D, involving IC design flow setup, best practices, links to manufacturing and product definition, for process technologies down to 22 nm node, and product families including memories, logic, system-on-chip and system-in-package. · Provides design for manufacturability guidelines on layout techniques for the most advanced, 22 nm technology nodes; · Includes information valuable to layout designers, packaging engineers and quality engineers, working on memories, logic, system-on-chip and system-in-package; · Offers a highly-accessible, single-source reference to information otherwise available only from disparate sources; · Helps readers to translate reliability methodology into real design flows | ||
505 | 0 | |a Preface -- Classic DfM: from 2D to 3D -- DfM at 28 nm and Beyond -- New DfM Domain: Stress Effects -- Conclusions and Future Work | |
650 | 4 | |a Engineering | |
650 | 4 | |a System safety | |
650 | 4 | |a Electronics | |
650 | 4 | |a Systems engineering | |
650 | 4 | |a Circuits and Systems | |
650 | 4 | |a Electronics and Microelectronics, Instrumentation | |
650 | 4 | |a Quality Control, Reliability, Safety and Risk | |
650 | 4 | |a Ingenieurwissenschaften | |
856 | 4 | 0 | |u https://doi.org/10.1007/978-1-4614-1761-3 |x Verlag |3 Volltext |
912 | |a ZDB-2-ENG | ||
999 | |a oai:aleph.bib-bvb.de:BVB01-026916988 | ||
966 | e | |u https://doi.org/10.1007/978-1-4614-1761-3 |l BTU01 |p ZDB-2-ENG |x Verlag |3 Volltext | |
966 | e | |u https://doi.org/10.1007/978-1-4614-1761-3 |l FHA01 |p ZDB-2-ENG |x Verlag |3 Volltext | |
966 | e | |u https://doi.org/10.1007/978-1-4614-1761-3 |l FHI01 |p ZDB-2-ENG |x Verlag |3 Volltext | |
966 | e | |u https://doi.org/10.1007/978-1-4614-1761-3 |l FHN01 |p ZDB-2-ENG |x Verlag |3 Volltext | |
966 | e | |u https://doi.org/10.1007/978-1-4614-1761-3 |l FHR01 |p ZDB-2-ENG |x Verlag |3 Volltext | |
966 | e | |u https://doi.org/10.1007/978-1-4614-1761-3 |l FKE01 |p ZDB-2-ENG |x Verlag |3 Volltext | |
966 | e | |u https://doi.org/10.1007/978-1-4614-1761-3 |l FRO01 |p ZDB-2-ENG |x Verlag |3 Volltext | |
966 | e | |u https://doi.org/10.1007/978-1-4614-1761-3 |l FWS01 |p ZDB-2-ENG |x Verlag |3 Volltext | |
966 | e | |u https://doi.org/10.1007/978-1-4614-1761-3 |l FWS02 |p ZDB-2-ENG |x Verlag |3 Volltext | |
966 | e | |u https://doi.org/10.1007/978-1-4614-1761-3 |l UBY01 |p ZDB-2-ENG |x Verlag |3 Volltext |
Datensatz im Suchindex
DE-BY-FWS_katkey | 1015484 |
---|---|
_version_ | 1806174832296984576 |
any_adam_object | |
author | Balasinski, Artur |
author_facet | Balasinski, Artur |
author_role | aut |
author_sort | Balasinski, Artur |
author_variant | a b ab |
building | Verbundindex |
bvnumber | BV041470845 |
collection | ZDB-2-ENG |
contents | Preface -- Classic DfM: from 2D to 3D -- DfM at 28 nm and Beyond -- New DfM Domain: Stress Effects -- Conclusions and Future Work |
ctrlnum | (OCoLC)865038810 (DE-599)BVBBV041470845 |
dewey-full | 621.3815 |
dewey-hundreds | 600 - Technology (Applied sciences) |
dewey-ones | 621 - Applied physics |
dewey-raw | 621.3815 |
dewey-search | 621.3815 |
dewey-sort | 3621.3815 |
dewey-tens | 620 - Engineering and allied operations |
discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
doi_str_mv | 10.1007/978-1-4614-1761-3 |
format | Electronic eBook |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>03601nmm a2200541zc 4500</leader><controlfield tag="001">BV041470845</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">131210s2014 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781461417613</subfield><subfield code="9">978-1-4614-1761-3</subfield></datafield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1007/978-1-4614-1761-3</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)865038810</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV041470845</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-Aug4</subfield><subfield code="a">DE-92</subfield><subfield code="a">DE-634</subfield><subfield code="a">DE-859</subfield><subfield code="a">DE-898</subfield><subfield code="a">DE-573</subfield><subfield code="a">DE-861</subfield><subfield code="a">DE-706</subfield><subfield code="a">DE-863</subfield><subfield code="a">DE-862</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3815</subfield><subfield code="2">23</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Balasinski, Artur</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Design for Manufacturability</subfield><subfield code="b">From 1D to 4D for 90–22 nm Technology Nodes</subfield><subfield code="c">by Artur Balasinski</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">2014</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (VIII, 278 p.)</subfield><subfield code="b">214 illus., 45 illus. in color</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">This book explains integrated circuit design for manufacturability (DfM) at the product level (packaging, applications) and applies engineering DfM principles to the latest standards of product development at 22 nm technology nodes. It is a valuable guide for layout designers, packaging engineers and quality engineers, covering DfM development from 1D to 4D, involving IC design flow setup, best practices, links to manufacturing and product definition, for process technologies down to 22 nm node, and product families including memories, logic, system-on-chip and system-in-package. · Provides design for manufacturability guidelines on layout techniques for the most advanced, 22 nm technology nodes; · Includes information valuable to layout designers, packaging engineers and quality engineers, working on memories, logic, system-on-chip and system-in-package; · Offers a highly-accessible, single-source reference to information otherwise available only from disparate sources; · Helps readers to translate reliability methodology into real design flows</subfield></datafield><datafield tag="505" ind1="0" ind2=" "><subfield code="a">Preface -- Classic DfM: from 2D to 3D -- DfM at 28 nm and Beyond -- New DfM Domain: Stress Effects -- Conclusions and Future Work</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">System safety</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronics</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Systems engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits and Systems</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronics and Microelectronics, Instrumentation</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Quality Control, Reliability, Safety and Risk</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Ingenieurwissenschaften</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doi.org/10.1007/978-1-4614-1761-3</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-2-ENG</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-026916988</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4614-1761-3</subfield><subfield code="l">BTU01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4614-1761-3</subfield><subfield code="l">FHA01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4614-1761-3</subfield><subfield code="l">FHI01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4614-1761-3</subfield><subfield code="l">FHN01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4614-1761-3</subfield><subfield code="l">FHR01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4614-1761-3</subfield><subfield code="l">FKE01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4614-1761-3</subfield><subfield code="l">FRO01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4614-1761-3</subfield><subfield code="l">FWS01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4614-1761-3</subfield><subfield code="l">FWS02</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4614-1761-3</subfield><subfield code="l">UBY01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
id | DE-604.BV041470845 |
illustrated | Illustrated |
indexdate | 2024-08-01T10:55:48Z |
institution | BVB |
isbn | 9781461417613 |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-026916988 |
oclc_num | 865038810 |
open_access_boolean | |
owner | DE-Aug4 DE-92 DE-634 DE-859 DE-898 DE-BY-UBR DE-573 DE-861 DE-706 DE-863 DE-BY-FWS DE-862 DE-BY-FWS |
owner_facet | DE-Aug4 DE-92 DE-634 DE-859 DE-898 DE-BY-UBR DE-573 DE-861 DE-706 DE-863 DE-BY-FWS DE-862 DE-BY-FWS |
physical | 1 Online-Ressource (VIII, 278 p.) 214 illus., 45 illus. in color |
psigel | ZDB-2-ENG |
publishDate | 2014 |
publishDateSearch | 2014 |
publishDateSort | 2014 |
record_format | marc |
spellingShingle | Balasinski, Artur Design for Manufacturability From 1D to 4D for 90–22 nm Technology Nodes Preface -- Classic DfM: from 2D to 3D -- DfM at 28 nm and Beyond -- New DfM Domain: Stress Effects -- Conclusions and Future Work Engineering System safety Electronics Systems engineering Circuits and Systems Electronics and Microelectronics, Instrumentation Quality Control, Reliability, Safety and Risk Ingenieurwissenschaften |
title | Design for Manufacturability From 1D to 4D for 90–22 nm Technology Nodes |
title_auth | Design for Manufacturability From 1D to 4D for 90–22 nm Technology Nodes |
title_exact_search | Design for Manufacturability From 1D to 4D for 90–22 nm Technology Nodes |
title_full | Design for Manufacturability From 1D to 4D for 90–22 nm Technology Nodes by Artur Balasinski |
title_fullStr | Design for Manufacturability From 1D to 4D for 90–22 nm Technology Nodes by Artur Balasinski |
title_full_unstemmed | Design for Manufacturability From 1D to 4D for 90–22 nm Technology Nodes by Artur Balasinski |
title_short | Design for Manufacturability |
title_sort | design for manufacturability from 1d to 4d for 90 22 nm technology nodes |
title_sub | From 1D to 4D for 90–22 nm Technology Nodes |
topic | Engineering System safety Electronics Systems engineering Circuits and Systems Electronics and Microelectronics, Instrumentation Quality Control, Reliability, Safety and Risk Ingenieurwissenschaften |
topic_facet | Engineering System safety Electronics Systems engineering Circuits and Systems Electronics and Microelectronics, Instrumentation Quality Control, Reliability, Safety and Risk Ingenieurwissenschaften |
url | https://doi.org/10.1007/978-1-4614-1761-3 |
work_keys_str_mv | AT balasinskiartur designformanufacturabilityfrom1dto4dfor9022nmtechnologynodes |