Interlayer thermal management of high-performance microprocessor chip stacks:
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Abschlussarbeit Buch |
Sprache: | English |
Veröffentlicht: |
Göttingen
Cuvillier
2012
|
Ausgabe: | 1. Aufl. |
Schlagworte: | |
Online-Zugang: | Inhaltsverzeichnis |
Beschreibung: | XIV, 156 S. Ill., graph. Darst. |
ISBN: | 9783954040346 |
Internformat
MARC
LEADER | 00000nam a2200000 c 4500 | ||
---|---|---|---|
001 | BV040463992 | ||
003 | DE-604 | ||
005 | 20121212 | ||
007 | t | ||
008 | 121010s2012 ad|| m||| 00||| eng d | ||
020 | |a 9783954040346 |9 978-3-95404-034-6 | ||
035 | |a (OCoLC)825096351 | ||
035 | |a (DE-599)BVBBV040463992 | ||
040 | |a DE-604 |b ger |e rakwb | ||
041 | 0 | |a eng | |
049 | |a DE-83 | ||
082 | 0 | |a 621.3815 |2 22/ger | |
084 | |a ZN 4900 |0 (DE-625)157417: |2 rvk | ||
100 | 1 | |a Brunschwiler, Thomas |e Verfasser |4 aut | |
245 | 1 | 0 | |a Interlayer thermal management of high-performance microprocessor chip stacks |c von Thomas Brunschwiler |
250 | |a 1. Aufl. | ||
264 | 1 | |a Göttingen |b Cuvillier |c 2012 | |
300 | |a XIV, 156 S. |b Ill., graph. Darst. | ||
336 | |b txt |2 rdacontent | ||
337 | |b n |2 rdamedia | ||
338 | |b nc |2 rdacarrier | ||
502 | |a Zugl.: Berlin, Techn. Univ., Diss., 2012 | ||
650 | 0 | 7 | |a Multichiptechnik |0 (DE-588)4267925-4 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Mikroprozessor |0 (DE-588)4039232-6 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Stapel |0 (DE-588)4417888-8 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Wasserkühlung |0 (DE-588)4189219-7 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Konvektionskühlung |0 (DE-588)4339934-4 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Wärmeübertragung |0 (DE-588)4064211-2 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Leistungsbewertung |0 (DE-588)4167271-9 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Dreidimensionale Integration |0 (DE-588)4218841-6 |2 gnd |9 rswk-swf |
655 | 7 | |0 (DE-588)4113937-9 |a Hochschulschrift |2 gnd-content | |
689 | 0 | 0 | |a Dreidimensionale Integration |0 (DE-588)4218841-6 |D s |
689 | 0 | 1 | |a Multichiptechnik |0 (DE-588)4267925-4 |D s |
689 | 0 | 2 | |a Stapel |0 (DE-588)4417888-8 |D s |
689 | 0 | 3 | |a Wärmeübertragung |0 (DE-588)4064211-2 |D s |
689 | 0 | 4 | |a Konvektionskühlung |0 (DE-588)4339934-4 |D s |
689 | 0 | 5 | |a Wasserkühlung |0 (DE-588)4189219-7 |D s |
689 | 0 | 6 | |a Mikroprozessor |0 (DE-588)4039232-6 |D s |
689 | 0 | 7 | |a Leistungsbewertung |0 (DE-588)4167271-9 |D s |
689 | 0 | |5 DE-604 | |
856 | 4 | 2 | |m DNB Datenaustausch |q application/pdf |u http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=025311377&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |3 Inhaltsverzeichnis |
999 | |a oai:aleph.bib-bvb.de:BVB01-025311377 |
Datensatz im Suchindex
_version_ | 1804149530420051968 |
---|---|
adam_text | IMAGE 1
CONTENTS
SUMMARY V
Z U S A M M E N F A S S U N G VII
ACKNOWLEDGEMENTS X
1 VERTICAL INTEGRATION O F H I G H - P E R F O R M A N C E P R O C E S S
O R - M E M O R Y S T A C K S : M O T I V A T I O N & C O N C E P T I O
N 1
1.1 DRIVING FORCES AND ENABLING TECHNOLOGIES 1
1.1.1 PERFORMANCE BENEFITS OF VERTICAL AREA ARRAY ELECTRICAL
INTERCONNECTS 1
1.1.2 ENABLING TECHNOLOGIES: VERTICAL INTERCONNECTS - SUBSTRATE THINNING
- ALIGNMENT & BONDING . . 3 1.1.3 VERTICAL INTEGRATION PRODUCT ROADMAP 6
1.2 THERMAL MANAGEMENT CONCEPTS AND LIMITATIONS 7
1.2.1 POWER DISSIPATION CHARACTERISTICS OF IC-DIES 7
1.2.2 THERMAL RESPONSE OF IC-DIES 8
1.2.3 ESTABLISHED HEAT REMOVAL CONCEPTS 9
1.2.4 BACK-SIDE HEAT REMOVAL LIMITS OF VERTICAL INTEGRATED CHIP STACKS
10
1.2.5 INTERLAYER THERMAL MANAGEMENT 12
1.3 CONVECTIVE INTERLAYER HEAT REMOVAL - A SCALABLE CONCEPT 12
1.3.1 IMPLEMENTATION CONCEPTS: VIA SEALING A N D PRESSURE BALANCED
PACKAGE 13
1.3.2 INTERNAL FLOW HEAT TRANSFER CHARACTERISTICS: A SENSITIVITY
ANALYSIS AT CONSTANT GEOMETRICAL RATIO 14 1.3.3 MODULAR HEAT A N D MASS
TRANSFER BUILDING BLOCKS 17
1.3.4 ELECTRO-THERMAL CO-DESIGN / OPTIMIZATION FRAMEWORK 22
1.4 SCOPE AND ORGANIZATION OF THE THESIS 22
2 MULTI-SCALE MODELING W I T H P O R O U S - M E D I A A P P R O A C H
FOR H E A T A N D M A S S T R A N S F E R DESIGN 2 5
2.1 DETAILED CONJUGATE HEAT A N D MASS TRANSFER 25
2.1.1 FLUID FLOW BASICS O F N E W T O N I A N VISCOUS MEDIA 2 5
2.1.2 HEAT CONDUCTION A N D ENERGY CONSERVATION 26
2.1.3 LIMITATIONS OF DETAILED CHIP STACK MODELING 27
2.2 MULTI-SCALE MODELING: HEAT A N D MASS TRANSFER IN POROUS MEDIA 27
2.2.1 VOLUME AVERAGING OF POROUS MEDIA 28
2.2.2 FROM D A R C Y FLOW TO THE EXTENDED NAVIER-STOKES EQUATION 29
2.2.3 HEAT TRANSFER THROUGH A POROUS MEDIUM 30
2.2.4 POROUS - SOLID DOMAIN INTERACTION 30
2.2.5 3D SOLID TO 2D POROUS MEDIA FIELD-COUPLING 32
2.3 PARAMETER EXTRACTION FROM EFFICIENT SUB-DOMAIN MODELING WITH
PERIODIC BOUNDARY CONDITIONS . . . 35 2.3.1 SUB-DOMAIN MODEL USING
PERIODIC BOUNDARY CONDITIONS 37
2.3.2 PARAMETER SET OF INDIVIDUAL HEAT TRANSFER GEOMETRIES IN SYMMETRY
DIRECTION 41
2.3.3 PARAMETER SET FOR PIN-FIN ARRAYS AT ARBITRARY ANGLE-OF-ATTACK 48
3 EUTECTIC BONDING, T E S T CAVITIES, A N D E X P E R I M E N T A L A P
P A R A T U S FOR C H A R A C T E R I Z A T I O N 6 1
3.1 EUTECTIC AUSN 80/20 THIN FILM BONDING: LOW THERMAL RESISTANCE, LEAK
L I G H T INTERFACE 61
3.1.1 SOLDER TECHNOLOGIES FOR STRUCTURAL A N D THERMAL INTERFACES 61
3.1.2 FORMIC ACID ASSISTED THERMO-COMPRESSION BONDING 64
3.1.3 THIN FILM SOLDER BOND-LINE FORMATION 66
3.1.4 THERMODYNAMIC STABILITY OF UNDER BUMP METALLIZATIONS 69
3.1.5 SOLDER PROCESS QUALIFICATION 72
3.2 WATER COOLANT COMPATIBLE MULTI-METAL LAYER SYSTEM 75
3.3 SINGLE-CAVITY, DOUBLE-SIDE HEATED TEST VEHICLE 78
3.3.1 TEST VEHICLE WITH UNIFORM POWER DISSIPATION A N D HEAT TRANSFER
GEOMETRY 78
3.3.2 TEST VEHICLE WITH NON-UNIFORM POWER DISSIPATION A N D HEAT
TRANSFER GEOMETRY 79
HTTP://D-NB.INFO/1021747009
IMAGE 2
CONTENTS
3.4 MULTI-CAVITY TEST VEHICLE: PYRAMID-CHIP-STACK 81
3.5 SINGLE-PHASE TEST LOOP WITH SPATIALLY RESOLVED INFRARED IMAGING 83
4 E X P E R I M E N T A L RESULTS A N D VALIDATION O F MODELING
FRAMEWORK 8 5
4.1 UNIFORM SINGLE CAVITY EXPERIMENT: UNIT-CELL SHAPE EFFICIENCY 85
4.1.1 EXPERIMENTAL SEQUENCE AND EXTRAPOLATION OF DATASETS 86
4.1.2 HYDRODYNAMIC CHARACTERISTICS OF UNIT-CELLS 88
4.1.3 HEAT TRANSFER CHARACTERISTICS OF UNIT-CELLS 92
4.1.4 FLOW TRANSITION AUGMENTED HEAT TRANSFER 95
4.1.5 PERFORMANCE AT PRESSURE OR PUMPING POWER CONSTRAINTS 95
4.2 NON-UNIFORM SINGLE CAVITY EXPERIMENT TO VALIDATE MULTI-SCALE CONCEPT
99
4.2.1 HYDRODYNAMIC AND SPATIALLY RESOLVED THERMAL MEASUREMENTS 100
4.2.2 FIELD-COUPLED POROUS MEDIA MODEL REPRESENTING NON-UNIFORM CAVITIES
102
4.2.3 VALIDATION OF MULTI-SCALE CONCEPT WITH DETAILED CONJUGATE HEAT A N
D MASS TRANSFER MODEL OF THE PARALLEL PLATE TEST VEHICLE 102
4.2.4 VALIDATION OF MULTI-SCALE MODELING CONCEPT WITH EXPERIMENTAL
RESULTS 104
4.3 THERMALLY COMMUNICATING FLUID CAVITIES: INTERLAYER COOLED PYRAMID
CHIP STACK I L L
4.3.1 FIELD-COUPLED POROUS MEDIA MODEL REPRESENTING PYRAMID-CHIP-STACK I
L L
4.3.2 VALIDATION OF MULTI-SCALE MODEING CONCEPT WITH EXPERIMENTAL
RESULTS 112
4.3.3 TIER-TO-TIE THERMAL CROSSTALK 113
4.3.4 BENCHMARKING OF FLUID DELIVERY ARCHITECTURE: TWO-PORT VS.
FOUR-PORT 116
5 INTERLAYER COOLING DESIGN-RULES, CONCLUSIONS A N D O U T L O O K 1 1 7
5.1 INTERLAYER COOLED CHIP STACKS: PERFORMANCE A N D CHARACTERISTICS 117
5.1.1 BENCHMARK: UNIFORM, TWO-PORT INTERLAYER COOLING VS. BACK-SIDE HEAT
REMOVAL 117
5.1.2 FLUID MANIFOLD DESIGN: PRESSURE PENALTY A N D MASS FLOW
MALDISTRIBUTION 118
5.1.3 CRITICAL HOT-SPOT DIMENSION: HOT-SPOT TEMPERATURE MITIGATION BY
HEAT SPREADING IN THIN D I E S L L 9 5.1.4 THERMAL TRANSIENTS: TIME
CONSTANT A N D RETARDATION 120
5.2 ADVANCED INTERLAYER COOLING: DESIGN-RULES A N D RECOMMENDATIONS 122
5.2.1 UNIT-CELL SHAPE MENU A N D INTERLAYER COOLING PERFORMANCE SCALING
AT UNIFORM HEAT FLUX . . . 122 5.2.2 POWER MAP AWARE HEAT REMOVAL: HEAT
TRANSFER STRUCTURE MODULATION - FLUID FOCUSING - FLUID DELIVERY
ARCHITECTURES - TIER-TO-TIER CROSSTALK 123
5.2.3 ELECTRO-THERMAL CO-DESIGN: INTERLAYER COOLING AWARE FLOORPLANRTING
124
5.2.4 INTERLAYER COOLING PERFORMANCE EVOLUTION 125
5.3 FUTURE RESEARCH AGENDA 126
5.3.1 INTERLAYER COOLING IMPLEMENTATION: RELIABLE PACKAGING TECHNOLOGY
126
5.3.2 ADVANCED HEAT AND MASS TRANSFER 127
5.3.3 EXTENDED MODELING FRAME WORK 127
A P O W E R M A P C O N T R A S T SPECIFIC P I N S H A P E O P T I M I Z
A T I O N 1 2 9
A.L ADVANCED PIN SHAPES 129
A.2 PIN SHAPE SELECTION WITH RESPECT TO POWER MAP CONTRAST 131
B I M P L E M E N T A T I O N O F P O R O U S - M E D I A A N D
FIELD-COUPLING: A N S Y S CFX 1 3 5
B.L DEFINITION FILE MANIPULATION: CFX COMMAND LINE 135
B.2 MASS TRANSPORT IN THE QUASI TWO-DIMENSIONAL POROUS DOMAIN 135
B.3 HEAT TRANSFER BY POROUS DOMAIN FIELD-COUPLING 137
C ABBREVIATIONS 1 3 9
D LIST O F S Y M B O L S 1 4 1
BIBLIOGRAPHY 1 4 5
LIST O F PUBLICATIONS 1 5 3
|
any_adam_object | 1 |
author | Brunschwiler, Thomas |
author_facet | Brunschwiler, Thomas |
author_role | aut |
author_sort | Brunschwiler, Thomas |
author_variant | t b tb |
building | Verbundindex |
bvnumber | BV040463992 |
classification_rvk | ZN 4900 |
ctrlnum | (OCoLC)825096351 (DE-599)BVBBV040463992 |
dewey-full | 621.3815 |
dewey-hundreds | 600 - Technology (Applied sciences) |
dewey-ones | 621 - Applied physics |
dewey-raw | 621.3815 |
dewey-search | 621.3815 |
dewey-sort | 3621.3815 |
dewey-tens | 620 - Engineering and allied operations |
discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
edition | 1. Aufl. |
format | Thesis Book |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02251nam a2200529 c 4500</leader><controlfield tag="001">BV040463992</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20121212 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">121010s2012 ad|| m||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9783954040346</subfield><subfield code="9">978-3-95404-034-6</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)825096351</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV040463992</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-83</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3815</subfield><subfield code="2">22/ger</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4900</subfield><subfield code="0">(DE-625)157417:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Brunschwiler, Thomas</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Interlayer thermal management of high-performance microprocessor chip stacks</subfield><subfield code="c">von Thomas Brunschwiler</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">1. Aufl.</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Göttingen</subfield><subfield code="b">Cuvillier</subfield><subfield code="c">2012</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XIV, 156 S.</subfield><subfield code="b">Ill., graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="502" ind1=" " ind2=" "><subfield code="a">Zugl.: Berlin, Techn. Univ., Diss., 2012</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Multichiptechnik</subfield><subfield code="0">(DE-588)4267925-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Mikroprozessor</subfield><subfield code="0">(DE-588)4039232-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Stapel</subfield><subfield code="0">(DE-588)4417888-8</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Wasserkühlung</subfield><subfield code="0">(DE-588)4189219-7</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Konvektionskühlung</subfield><subfield code="0">(DE-588)4339934-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Wärmeübertragung</subfield><subfield code="0">(DE-588)4064211-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Leistungsbewertung</subfield><subfield code="0">(DE-588)4167271-9</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Dreidimensionale Integration</subfield><subfield code="0">(DE-588)4218841-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="0">(DE-588)4113937-9</subfield><subfield code="a">Hochschulschrift</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Dreidimensionale Integration</subfield><subfield code="0">(DE-588)4218841-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Multichiptechnik</subfield><subfield code="0">(DE-588)4267925-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Stapel</subfield><subfield code="0">(DE-588)4417888-8</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="3"><subfield code="a">Wärmeübertragung</subfield><subfield code="0">(DE-588)4064211-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="4"><subfield code="a">Konvektionskühlung</subfield><subfield code="0">(DE-588)4339934-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="5"><subfield code="a">Wasserkühlung</subfield><subfield code="0">(DE-588)4189219-7</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="6"><subfield code="a">Mikroprozessor</subfield><subfield code="0">(DE-588)4039232-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="7"><subfield code="a">Leistungsbewertung</subfield><subfield code="0">(DE-588)4167271-9</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="m">DNB Datenaustausch</subfield><subfield code="q">application/pdf</subfield><subfield code="u">http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=025311377&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA</subfield><subfield code="3">Inhaltsverzeichnis</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-025311377</subfield></datafield></record></collection> |
genre | (DE-588)4113937-9 Hochschulschrift gnd-content |
genre_facet | Hochschulschrift |
id | DE-604.BV040463992 |
illustrated | Illustrated |
indexdate | 2024-07-10T00:24:30Z |
institution | BVB |
isbn | 9783954040346 |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-025311377 |
oclc_num | 825096351 |
open_access_boolean | |
owner | DE-83 |
owner_facet | DE-83 |
physical | XIV, 156 S. Ill., graph. Darst. |
publishDate | 2012 |
publishDateSearch | 2012 |
publishDateSort | 2012 |
publisher | Cuvillier |
record_format | marc |
spelling | Brunschwiler, Thomas Verfasser aut Interlayer thermal management of high-performance microprocessor chip stacks von Thomas Brunschwiler 1. Aufl. Göttingen Cuvillier 2012 XIV, 156 S. Ill., graph. Darst. txt rdacontent n rdamedia nc rdacarrier Zugl.: Berlin, Techn. Univ., Diss., 2012 Multichiptechnik (DE-588)4267925-4 gnd rswk-swf Mikroprozessor (DE-588)4039232-6 gnd rswk-swf Stapel (DE-588)4417888-8 gnd rswk-swf Wasserkühlung (DE-588)4189219-7 gnd rswk-swf Konvektionskühlung (DE-588)4339934-4 gnd rswk-swf Wärmeübertragung (DE-588)4064211-2 gnd rswk-swf Leistungsbewertung (DE-588)4167271-9 gnd rswk-swf Dreidimensionale Integration (DE-588)4218841-6 gnd rswk-swf (DE-588)4113937-9 Hochschulschrift gnd-content Dreidimensionale Integration (DE-588)4218841-6 s Multichiptechnik (DE-588)4267925-4 s Stapel (DE-588)4417888-8 s Wärmeübertragung (DE-588)4064211-2 s Konvektionskühlung (DE-588)4339934-4 s Wasserkühlung (DE-588)4189219-7 s Mikroprozessor (DE-588)4039232-6 s Leistungsbewertung (DE-588)4167271-9 s DE-604 DNB Datenaustausch application/pdf http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=025311377&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA Inhaltsverzeichnis |
spellingShingle | Brunschwiler, Thomas Interlayer thermal management of high-performance microprocessor chip stacks Multichiptechnik (DE-588)4267925-4 gnd Mikroprozessor (DE-588)4039232-6 gnd Stapel (DE-588)4417888-8 gnd Wasserkühlung (DE-588)4189219-7 gnd Konvektionskühlung (DE-588)4339934-4 gnd Wärmeübertragung (DE-588)4064211-2 gnd Leistungsbewertung (DE-588)4167271-9 gnd Dreidimensionale Integration (DE-588)4218841-6 gnd |
subject_GND | (DE-588)4267925-4 (DE-588)4039232-6 (DE-588)4417888-8 (DE-588)4189219-7 (DE-588)4339934-4 (DE-588)4064211-2 (DE-588)4167271-9 (DE-588)4218841-6 (DE-588)4113937-9 |
title | Interlayer thermal management of high-performance microprocessor chip stacks |
title_auth | Interlayer thermal management of high-performance microprocessor chip stacks |
title_exact_search | Interlayer thermal management of high-performance microprocessor chip stacks |
title_full | Interlayer thermal management of high-performance microprocessor chip stacks von Thomas Brunschwiler |
title_fullStr | Interlayer thermal management of high-performance microprocessor chip stacks von Thomas Brunschwiler |
title_full_unstemmed | Interlayer thermal management of high-performance microprocessor chip stacks von Thomas Brunschwiler |
title_short | Interlayer thermal management of high-performance microprocessor chip stacks |
title_sort | interlayer thermal management of high performance microprocessor chip stacks |
topic | Multichiptechnik (DE-588)4267925-4 gnd Mikroprozessor (DE-588)4039232-6 gnd Stapel (DE-588)4417888-8 gnd Wasserkühlung (DE-588)4189219-7 gnd Konvektionskühlung (DE-588)4339934-4 gnd Wärmeübertragung (DE-588)4064211-2 gnd Leistungsbewertung (DE-588)4167271-9 gnd Dreidimensionale Integration (DE-588)4218841-6 gnd |
topic_facet | Multichiptechnik Mikroprozessor Stapel Wasserkühlung Konvektionskühlung Wärmeübertragung Leistungsbewertung Dreidimensionale Integration Hochschulschrift |
url | http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=025311377&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |
work_keys_str_mv | AT brunschwilerthomas interlayerthermalmanagementofhighperformancemicroprocessorchipstacks |