Domain-specific processors: systems, architectures, modeling, and simulation
Gespeichert in:
| Weitere Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
New York, NY [u.a.]
Marcel Dekker
2004
|
| Schriftenreihe: | Signal processing and communications series
20 |
| Schlagworte: | |
| Beschreibung: | Literaturangaben |
| Beschreibung: | XV, 261 S. graph. Darst. |
| ISBN: | 0824747119 |
Internformat
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV040128626 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | t | ||
| 008 | 120510s2004 d||| |||| 00||| eng d | ||
| 020 | |a 0824747119 |9 0-8247-4711-9 | ||
| 035 | |a (OCoLC)796219492 | ||
| 035 | |a (DE-599)BVBBV040128626 | ||
| 040 | |a DE-604 |b ger |e aacr | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-29T | ||
| 245 | 1 | 0 | |a Domain-specific processors |b systems, architectures, modeling, and simulation |c ed. by Shuvra S. Bhattacharyya ... |
| 264 | 1 | |a New York, NY [u.a.] |b Marcel Dekker |c 2004 | |
| 300 | |a XV, 261 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Signal processing and communications series |v 20 | |
| 500 | |a Literaturangaben | ||
| 650 | 4 | |a Multiprocessors | |
| 650 | 4 | |a Parallel processing (Electronic computers) | |
| 700 | 1 | |a Bhattacharyya, Shuvra S. |4 edt | |
| 830 | 0 | |a Signal processing and communications series |v 20 |w (DE-604)BV019738041 |9 20 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-024985841 | ||
Datensatz im Suchindex
| _version_ | 1804149092423565312 |
|---|---|
| any_adam_object | |
| author2 | Bhattacharyya, Shuvra S. |
| author2_role | edt |
| author2_variant | s s b ss ssb |
| author_facet | Bhattacharyya, Shuvra S. |
| building | Verbundindex |
| bvnumber | BV040128626 |
| ctrlnum | (OCoLC)796219492 (DE-599)BVBBV040128626 |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01051nam a2200313 cb4500</leader><controlfield tag="001">BV040128626</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">120510s2004 d||| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0824747119</subfield><subfield code="9">0-8247-4711-9</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)796219492</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV040128626</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-29T</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Domain-specific processors</subfield><subfield code="b">systems, architectures, modeling, and simulation</subfield><subfield code="c">ed. by Shuvra S. Bhattacharyya ...</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">New York, NY [u.a.]</subfield><subfield code="b">Marcel Dekker</subfield><subfield code="c">2004</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XV, 261 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Signal processing and communications series</subfield><subfield code="v">20</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Literaturangaben</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Multiprocessors</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Parallel processing (Electronic computers)</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Bhattacharyya, Shuvra S.</subfield><subfield code="4">edt</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Signal processing and communications series</subfield><subfield code="v">20</subfield><subfield code="w">(DE-604)BV019738041</subfield><subfield code="9">20</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-024985841</subfield></datafield></record></collection> |
| id | DE-604.BV040128626 |
| illustrated | Illustrated |
| indexdate | 2024-07-10T00:17:32Z |
| institution | BVB |
| isbn | 0824747119 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-024985841 |
| oclc_num | 796219492 |
| open_access_boolean | |
| owner | DE-29T |
| owner_facet | DE-29T |
| physical | XV, 261 S. graph. Darst. |
| publishDate | 2004 |
| publishDateSearch | 2004 |
| publishDateSort | 2004 |
| publisher | Marcel Dekker |
| record_format | marc |
| series | Signal processing and communications series |
| series2 | Signal processing and communications series |
| spelling | Domain-specific processors systems, architectures, modeling, and simulation ed. by Shuvra S. Bhattacharyya ... New York, NY [u.a.] Marcel Dekker 2004 XV, 261 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Signal processing and communications series 20 Literaturangaben Multiprocessors Parallel processing (Electronic computers) Bhattacharyya, Shuvra S. edt Signal processing and communications series 20 (DE-604)BV019738041 20 |
| spellingShingle | Domain-specific processors systems, architectures, modeling, and simulation Signal processing and communications series Multiprocessors Parallel processing (Electronic computers) |
| title | Domain-specific processors systems, architectures, modeling, and simulation |
| title_auth | Domain-specific processors systems, architectures, modeling, and simulation |
| title_exact_search | Domain-specific processors systems, architectures, modeling, and simulation |
| title_full | Domain-specific processors systems, architectures, modeling, and simulation ed. by Shuvra S. Bhattacharyya ... |
| title_fullStr | Domain-specific processors systems, architectures, modeling, and simulation ed. by Shuvra S. Bhattacharyya ... |
| title_full_unstemmed | Domain-specific processors systems, architectures, modeling, and simulation ed. by Shuvra S. Bhattacharyya ... |
| title_short | Domain-specific processors |
| title_sort | domain specific processors systems architectures modeling and simulation |
| title_sub | systems, architectures, modeling, and simulation |
| topic | Multiprocessors Parallel processing (Electronic computers) |
| topic_facet | Multiprocessors Parallel processing (Electronic computers) |
| volume_link | (DE-604)BV019738041 |
| work_keys_str_mv | AT bhattacharyyashuvras domainspecificprocessorssystemsarchitecturesmodelingandsimulation |