Making micrologic: the development of the Planar IC at Fairchild Semiconductor, 1957 - 1963
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Artikel |
| Sprache: | English |
| Veröffentlicht: |
2012
|
| Schlagworte: | |
| Beschreibung: | Ill. |
| ISSN: | 1058-6180 |
Internformat
MARC
| LEADER | 00000naa a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV040114013 | ||
| 003 | DE-604 | ||
| 005 | 20120716 | ||
| 007 | t | ||
| 008 | 120502s2012 a||| |||| 00||| eng d | ||
| 035 | |a (OCoLC)907823924 | ||
| 035 | |a (DE-599)BVBBV040114013 | ||
| 040 | |a DE-604 |b ger |e rakwb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-210 | ||
| 100 | 1 | |a Laws, David A. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Making micrologic |b the development of the Planar IC at Fairchild Semiconductor, 1957 - 1963 |c David A. Laws ; Michael Riordan |
| 264 | 1 | |c 2012 | |
| 300 | |b Ill. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 610 | 2 | 7 | |a Fairchild Semiconductor Corporation |0 (DE-588)4646160-7 |2 gnd |9 rswk-swf |
| 648 | 7 | |a Geschichte 1949-2007 |2 gnd |9 rswk-swf | |
| 650 | 0 | 7 | |a Planartechnik |0 (DE-588)4174785-9 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Integrierte Schaltung |0 (DE-588)4027242-4 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Fairchild Semiconductor Corporation |0 (DE-588)4646160-7 |D b |
| 689 | 0 | 1 | |a Planartechnik |0 (DE-588)4174785-9 |D s |
| 689 | 0 | 2 | |a Integrierte Schaltung |0 (DE-588)4027242-4 |D s |
| 689 | 0 | 3 | |a Geschichte 1949-2007 |A z |
| 689 | 0 | |5 DE-604 | |
| 700 | 1 | |a Riordan, Michael |e Verfasser |4 aut | |
| 773 | 1 | 8 | |g volume:34 |g number:1 |g year:2012 |g pages:20-36 |
| 773 | 0 | 8 | |t IEEE annals of the history of computing / publ. by the IEEE Computer Society |d Los Alamitos, Calif. |g 34 (2012),1, S. 20 - 36 |w (DE-604)BV005845485 |x 1058-6180 |o (DE-600)1101133-6 |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-024970270 | ||
| 941 | |b 34 |h 1 |j 2012 |s 20-36 | ||
Datensatz im Suchindex
| _version_ | 1804149069977747456 |
|---|---|
| any_adam_object | |
| article_link | (DE-604)BV005845485 |
| author | Laws, David A. Riordan, Michael |
| author_facet | Laws, David A. Riordan, Michael |
| author_role | aut aut |
| author_sort | Laws, David A. |
| author_variant | d a l da dal m r mr |
| building | Verbundindex |
| bvnumber | BV040114013 |
| ctrlnum | (OCoLC)907823924 (DE-599)BVBBV040114013 |
| era | Geschichte 1949-2007 gnd |
| era_facet | Geschichte 1949-2007 |
| format | Article |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01547naa a2200397 c 4500</leader><controlfield tag="001">BV040114013</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20120716 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">120502s2012 a||| |||| 00||| eng d</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)907823924</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV040114013</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-210</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Laws, David A.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Making micrologic</subfield><subfield code="b">the development of the Planar IC at Fairchild Semiconductor, 1957 - 1963</subfield><subfield code="c">David A. Laws ; Michael Riordan</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">2012</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="b">Ill.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="610" ind1="2" ind2="7"><subfield code="a">Fairchild Semiconductor Corporation</subfield><subfield code="0">(DE-588)4646160-7</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="648" ind1=" " ind2="7"><subfield code="a">Geschichte 1949-2007</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Planartechnik</subfield><subfield code="0">(DE-588)4174785-9</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Integrierte Schaltung</subfield><subfield code="0">(DE-588)4027242-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Fairchild Semiconductor Corporation</subfield><subfield code="0">(DE-588)4646160-7</subfield><subfield code="D">b</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Planartechnik</subfield><subfield code="0">(DE-588)4174785-9</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Integrierte Schaltung</subfield><subfield code="0">(DE-588)4027242-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="3"><subfield code="a">Geschichte 1949-2007</subfield><subfield code="A">z</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Riordan, Michael</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:34</subfield><subfield code="g">number:1</subfield><subfield code="g">year:2012</subfield><subfield code="g">pages:20-36</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="t">IEEE annals of the history of computing / publ. by the IEEE Computer Society</subfield><subfield code="d">Los Alamitos, Calif.</subfield><subfield code="g">34 (2012),1, S. 20 - 36</subfield><subfield code="w">(DE-604)BV005845485</subfield><subfield code="x">1058-6180</subfield><subfield code="o">(DE-600)1101133-6</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-024970270</subfield></datafield><datafield tag="941" ind1=" " ind2=" "><subfield code="b">34</subfield><subfield code="h">1</subfield><subfield code="j">2012</subfield><subfield code="s">20-36</subfield></datafield></record></collection> |
| id | DE-604.BV040114013 |
| illustrated | Illustrated |
| indexdate | 2024-07-10T00:17:10Z |
| institution | BVB |
| issn | 1058-6180 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-024970270 |
| oclc_num | 907823924 |
| open_access_boolean | |
| owner | DE-210 |
| owner_facet | DE-210 |
| physical | Ill. |
| publishDate | 2012 |
| publishDateSearch | 2012 |
| publishDateSort | 2012 |
| record_format | marc |
| spelling | Laws, David A. Verfasser aut Making micrologic the development of the Planar IC at Fairchild Semiconductor, 1957 - 1963 David A. Laws ; Michael Riordan 2012 Ill. txt rdacontent n rdamedia nc rdacarrier Fairchild Semiconductor Corporation (DE-588)4646160-7 gnd rswk-swf Geschichte 1949-2007 gnd rswk-swf Planartechnik (DE-588)4174785-9 gnd rswk-swf Integrierte Schaltung (DE-588)4027242-4 gnd rswk-swf Fairchild Semiconductor Corporation (DE-588)4646160-7 b Planartechnik (DE-588)4174785-9 s Integrierte Schaltung (DE-588)4027242-4 s Geschichte 1949-2007 z DE-604 Riordan, Michael Verfasser aut volume:34 number:1 year:2012 pages:20-36 IEEE annals of the history of computing / publ. by the IEEE Computer Society Los Alamitos, Calif. 34 (2012),1, S. 20 - 36 (DE-604)BV005845485 1058-6180 (DE-600)1101133-6 |
| spellingShingle | Laws, David A. Riordan, Michael Making micrologic the development of the Planar IC at Fairchild Semiconductor, 1957 - 1963 Fairchild Semiconductor Corporation (DE-588)4646160-7 gnd Planartechnik (DE-588)4174785-9 gnd Integrierte Schaltung (DE-588)4027242-4 gnd |
| subject_GND | (DE-588)4646160-7 (DE-588)4174785-9 (DE-588)4027242-4 |
| title | Making micrologic the development of the Planar IC at Fairchild Semiconductor, 1957 - 1963 |
| title_auth | Making micrologic the development of the Planar IC at Fairchild Semiconductor, 1957 - 1963 |
| title_exact_search | Making micrologic the development of the Planar IC at Fairchild Semiconductor, 1957 - 1963 |
| title_full | Making micrologic the development of the Planar IC at Fairchild Semiconductor, 1957 - 1963 David A. Laws ; Michael Riordan |
| title_fullStr | Making micrologic the development of the Planar IC at Fairchild Semiconductor, 1957 - 1963 David A. Laws ; Michael Riordan |
| title_full_unstemmed | Making micrologic the development of the Planar IC at Fairchild Semiconductor, 1957 - 1963 David A. Laws ; Michael Riordan |
| title_short | Making micrologic |
| title_sort | making micrologic the development of the planar ic at fairchild semiconductor 1957 1963 |
| title_sub | the development of the Planar IC at Fairchild Semiconductor, 1957 - 1963 |
| topic | Fairchild Semiconductor Corporation (DE-588)4646160-7 gnd Planartechnik (DE-588)4174785-9 gnd Integrierte Schaltung (DE-588)4027242-4 gnd |
| topic_facet | Fairchild Semiconductor Corporation Planartechnik Integrierte Schaltung |
| work_keys_str_mv | AT lawsdavida makingmicrologicthedevelopmentoftheplanaricatfairchildsemiconductor19571963 AT riordanmichael makingmicrologicthedevelopmentoftheplanaricatfairchildsemiconductor19571963 |