Verfügbarkeit: FPGA-Design mit Verilog

FPGA-Design mit Verilog:

Gespeichert in:

Bibliographische Detailangaben
1. Verfasser:	Flügel, Harald (VerfasserIn)
Format:	Elektronisch E-Book
Sprache:	German
Veröffentlicht:	München Oldenbourg 2010
Schriftenreihe:	Naturwiss. u. Technik 8-2011
Schlagworte:	Field programmable gate array VERILOG
Online-Zugang:	Volltext
Beschreibung:	1 Online-Ressource
ISBN:	9783486711509 9783486592344
DOI:	10.1524/9783486711509

Internformat

MARC


LEADER	00000nmm a2200000 c 4500
001	BV039900999
003	DE-604
005	20150310
007	cr\|uuu---uuuuu
008	120220s2010 \|\|\|\| o\|\|u\| \|\|\|\|\|\|ger d
020			\|a 9783486711509 \|9 978-3-486-71150-9
020			\|a 9783486592344 \|9 978-3-486-59234-4
024	7		\|a 10.1524/9783486711509 \|2 doi
035			\|a (OCoLC)801704088
035			\|a (DE-599)GBV679606696
040			\|a DE-604 \|b ger
041	0		\|a ger
049			\|a DE-862 \|a DE-863 \|a DE-898 \|a DE-703 \|a DE-Aug4 \|a DE-12 \|a DE-Aug4 \|a DE-860 \|a DE-739 \|a DE-1046 \|a DE-706 \|a DE-1043 \|a DE-858 \|a DE-19
082	0		\|a 621.39 \|2 22/ger
084			\|a ST 150 \|0 (DE-625)143594: \|2 rvk
084			\|a ST 250 \|0 (DE-625)143626: \|2 rvk
084			\|a ZN 4904 \|0 (DE-625)157419: \|2 rvk
084			\|a ZN 4940 \|0 (DE-625)157423: \|2 rvk
084			\|a ZN 4950 \|0 (DE-625)157424: \|2 rvk
084			\|a ZN 5630 \|0 (DE-625)157471: \|2 rvk
084			\|a ELT 352f \|2 stub
084			\|a DAT 190f \|2 stub
084			\|a 620 \|2 sdnb
100	1		\|a Flügel, Harald \|e Verfasser \|0 (DE-588)141353147 \|4 aut
245	1	0	\|a FPGA-Design mit Verilog \|c von Harald Flügel
264		1	\|a München \|b Oldenbourg \|c 2010
300			\|a 1 Online-Ressource
336			\|b txt \|2 rdacontent
337			\|b c \|2 rdamedia
338			\|b cr \|2 rdacarrier
490	0		\|a Naturwiss. u. Technik 8-2011
533			\|a Online-Ausgabe \|d 2011 \|7 s2011
650	0	7	\|a Field programmable gate array \|0 (DE-588)4347749-5 \|2 gnd \|9 rswk-swf
650	0	7	\|a VERILOG \|0 (DE-588)4268385-3 \|2 gnd \|9 rswk-swf
689	0	0	\|a Field programmable gate array \|0 (DE-588)4347749-5 \|D s
689	0	1	\|a VERILOG \|0 (DE-588)4268385-3 \|D s
689	0		\|5 DE-604
776	0	8	\|i Reproduktion von \|a Flügel, Harald \|t FPGA-Design mit Verilog \|d 2010
856	4	0	\|u https://doi.org/10.1524/9783486711509 \|x Verlag \|3 Volltext
912			\|a ZDB-23-DGG \|a ZDB-42-OBL \|a ZDB-42-ON3 \|a ZDB-23-GPS \|a ZDB-23-GBA
940	1		\|q BSB_LZA_Oldenbourg
940	1		\|q FLA_PDA_DGG
940	1		\|q UPA_PDA_DGG
940	1		\|q FAW_PDA_DGG
940	1		\|q FCO_PDA_DGG
940	1		\|q ZDB-23-GBA_2000/2014
940	1		\|q ZDB-23-GPS_2000/2014
999			\|a oai:aleph.bib-bvb.de:BVB01-024759861

Datensatz im Suchindex

DE-BY-FWS_katkey	426700
_version_	1806178000373284864
any_adam_object
author	Flügel, Harald
author_GND	(DE-588)141353147
author_facet	Flügel, Harald
author_role	aut
author_sort	Flügel, Harald
author_variant	h f hf
building	Verbundindex
bvnumber	BV039900999
classification_rvk	ST 150 ST 250 ZN 4904 ZN 4940 ZN 4950 ZN 5630
classification_tum	ELT 352f DAT 190f
collection	ZDB-23-DGG ZDB-42-OBL ZDB-42-ON3 ZDB-23-GPS ZDB-23-GBA
ctrlnum	(OCoLC)801704088 (DE-599)GBV679606696
dewey-full	621.39
dewey-hundreds	600 - Technology (Applied sciences)
dewey-ones	621 - Applied physics
dewey-raw	621.39
dewey-search	621.39
dewey-sort	3621.39
dewey-tens	620 - Engineering and allied operations
discipline	Maschinenbau / Maschinenwesen Informatik Elektrotechnik Elektrotechnik / Elektronik / Nachrichtentechnik
doi_str_mv	10.1524/9783486711509
format	Electronic eBook
fullrecord	<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02121nmm a2200601 c 4500</leader><controlfield tag="001">BV039900999</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20150310 </controlfield><controlfield tag="007">cr\|uuu---uuuuu</controlfield><controlfield tag="008">120220s2010 \|\|\|\| o\|\|u\| \|\|\|\|\|\|ger d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9783486711509</subfield><subfield code="9">978-3-486-71150-9</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9783486592344</subfield><subfield code="9">978-3-486-59234-4</subfield></datafield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1524/9783486711509</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)801704088</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)GBV679606696</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">ger</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-862</subfield><subfield code="a">DE-863</subfield><subfield code="a">DE-898</subfield><subfield code="a">DE-703</subfield><subfield code="a">DE-Aug4</subfield><subfield code="a">DE-12</subfield><subfield code="a">DE-Aug4</subfield><subfield code="a">DE-860</subfield><subfield code="a">DE-739</subfield><subfield code="a">DE-1046</subfield><subfield code="a">DE-706</subfield><subfield code="a">DE-1043</subfield><subfield code="a">DE-858</subfield><subfield code="a">DE-19</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39</subfield><subfield code="2">22/ger</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 150</subfield><subfield code="0">(DE-625)143594:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 250</subfield><subfield code="0">(DE-625)143626:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4904</subfield><subfield code="0">(DE-625)157419:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4940</subfield><subfield code="0">(DE-625)157423:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4950</subfield><subfield code="0">(DE-625)157424:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 5630</subfield><subfield code="0">(DE-625)157471:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 352f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">DAT 190f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">620</subfield><subfield code="2">sdnb</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Flügel, Harald</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)141353147</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">FPGA-Design mit Verilog</subfield><subfield code="c">von Harald Flügel</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">München</subfield><subfield code="b">Oldenbourg</subfield><subfield code="c">2010</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">Naturwiss. u. Technik 8-2011</subfield></datafield><datafield tag="533" ind1=" " ind2=" "><subfield code="a">Online-Ausgabe</subfield><subfield code="d">2011</subfield><subfield code="7">s2011</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Field programmable gate array</subfield><subfield code="0">(DE-588)4347749-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Field programmable gate array</subfield><subfield code="0">(DE-588)4347749-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Reproduktion von</subfield><subfield code="a">Flügel, Harald</subfield><subfield code="t">FPGA-Design mit Verilog</subfield><subfield code="d">2010</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doi.org/10.1524/9783486711509</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-23-DGG</subfield><subfield code="a">ZDB-42-OBL</subfield><subfield code="a">ZDB-42-ON3</subfield><subfield code="a">ZDB-23-GPS</subfield><subfield code="a">ZDB-23-GBA</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">BSB_LZA_Oldenbourg</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">FLA_PDA_DGG</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">UPA_PDA_DGG</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">FAW_PDA_DGG</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">FCO_PDA_DGG</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">ZDB-23-GBA_2000/2014</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">ZDB-23-GPS_2000/2014</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-024759861</subfield></datafield></record></collection>
id	DE-604.BV039900999
illustrated	Not Illustrated
indexdate	2024-08-01T11:46:09Z
institution	BVB
isbn	9783486711509 9783486592344
language	German
oai_aleph_id	oai:aleph.bib-bvb.de:BVB01-024759861
oclc_num	801704088
open_access_boolean
owner	DE-862 DE-BY-FWS DE-863 DE-BY-FWS DE-898 DE-BY-UBR DE-703 DE-Aug4 DE-12 DE-Aug4 DE-860 DE-739 DE-1046 DE-706 DE-1043 DE-858 DE-19 DE-BY-UBM
owner_facet	DE-862 DE-BY-FWS DE-863 DE-BY-FWS DE-898 DE-BY-UBR DE-703 DE-Aug4 DE-12 DE-Aug4 DE-860 DE-739 DE-1046 DE-706 DE-1043 DE-858 DE-19 DE-BY-UBM
physical	1 Online-Ressource
psigel	ZDB-23-DGG ZDB-42-OBL ZDB-42-ON3 ZDB-23-GPS ZDB-23-GBA BSB_LZA_Oldenbourg FLA_PDA_DGG UPA_PDA_DGG FAW_PDA_DGG FCO_PDA_DGG ZDB-23-GBA_2000/2014 ZDB-23-GPS_2000/2014
publishDate	2010
publishDateSearch	2010
publishDateSort	2010
publisher	Oldenbourg
record_format	marc
series2	Naturwiss. u. Technik 8-2011
spellingShingle	Flügel, Harald FPGA-Design mit Verilog Field programmable gate array (DE-588)4347749-5 gnd VERILOG (DE-588)4268385-3 gnd
subject_GND	(DE-588)4347749-5 (DE-588)4268385-3
title	FPGA-Design mit Verilog
title_auth	FPGA-Design mit Verilog
title_exact_search	FPGA-Design mit Verilog
title_full	FPGA-Design mit Verilog von Harald Flügel
title_fullStr	FPGA-Design mit Verilog von Harald Flügel
title_full_unstemmed	FPGA-Design mit Verilog von Harald Flügel
title_short	FPGA-Design mit Verilog
title_sort	fpga design mit verilog
topic	Field programmable gate array (DE-588)4347749-5 gnd VERILOG (DE-588)4268385-3 gnd
topic_facet	Field programmable gate array VERILOG
url	https://doi.org/10.1524/9783486711509
work_keys_str_mv	AT flugelharald fpgadesignmitverilog

Verfügbarkeit

Volltext öffnen

MARC

Datensatz im Suchindex

Ähnliche Einträge