FPGA design: best practices for team-based design
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Buch |
Sprache: | English |
Veröffentlicht: |
New York, NY [u.a.]
Springer
2010
|
Schlagworte: | |
Online-Zugang: | Inhaltstext |
Beschreibung: | XV, 151 S. graph. Darst. |
ISBN: | 9781441963383 |
Internformat
MARC
LEADER | 00000nam a2200000 c 4500 | ||
---|---|---|---|
001 | BV036773703 | ||
003 | DE-604 | ||
005 | 20120419 | ||
007 | t | ||
008 | 101112s2010 d||| |||| 00||| eng d | ||
016 | 7 | |a 1000754464 |2 DE-101 | |
020 | |a 9781441963383 |9 978-1-4419-6338-3 | ||
024 | 3 | |a 9781441963383 | |
035 | |a (OCoLC)699893106 | ||
035 | |a (DE-599)DNB1000754464 | ||
040 | |a DE-604 |b ger |e rakddb | ||
041 | 0 | |a eng | |
049 | |a DE-1043 |a DE-83 | ||
084 | |a ZN 4904 |0 (DE-625)157419: |2 rvk | ||
084 | |a ZN 5630 |0 (DE-625)157471: |2 rvk | ||
084 | |a 620 |2 sdnb | ||
100 | 1 | |a Simpson, Philip |e Verfasser |4 aut | |
245 | 1 | 0 | |a FPGA design |b best practices for team-based design |c Philip Simpson |
264 | 1 | |a New York, NY [u.a.] |b Springer |c 2010 | |
300 | |a XV, 151 S. |b graph. Darst. | ||
336 | |b txt |2 rdacontent | ||
337 | |b n |2 rdamedia | ||
338 | |b nc |2 rdacarrier | ||
650 | 0 | 7 | |a Field programmable gate array |0 (DE-588)4347749-5 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Entwurf |0 (DE-588)4121208-3 |2 gnd |9 rswk-swf |
689 | 0 | 0 | |a Field programmable gate array |0 (DE-588)4347749-5 |D s |
689 | 0 | 1 | |a Entwurf |0 (DE-588)4121208-3 |D s |
689 | 0 | |5 DE-604 | |
776 | 0 | 8 | |i Erscheint auch als |n Online-Ausgabe |z 978-1-4419-6339-0 |
856 | 4 | 2 | |q text/html |u http://deposit.dnb.de/cgi-bin/dokserv?id=3439942&prov=M&dok_var=1&dok_ext=htm |3 Inhaltstext |
943 | 1 | |a oai:aleph.bib-bvb.de:BVB01-020690512 |
Datensatz im Suchindex
_version_ | 1805094961277829120 |
---|---|
adam_text | |
any_adam_object | |
author | Simpson, Philip |
author_facet | Simpson, Philip |
author_role | aut |
author_sort | Simpson, Philip |
author_variant | p s ps |
building | Verbundindex |
bvnumber | BV036773703 |
classification_rvk | ZN 4904 ZN 5630 |
ctrlnum | (OCoLC)699893106 (DE-599)DNB1000754464 |
discipline | Maschinenbau / Maschinenwesen Elektrotechnik / Elektronik / Nachrichtentechnik |
format | Book |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>00000nam a2200000 c 4500</leader><controlfield tag="001">BV036773703</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20120419</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">101112s2010 d||| |||| 00||| eng d</controlfield><datafield tag="016" ind1="7" ind2=" "><subfield code="a">1000754464</subfield><subfield code="2">DE-101</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781441963383</subfield><subfield code="9">978-1-4419-6338-3</subfield></datafield><datafield tag="024" ind1="3" ind2=" "><subfield code="a">9781441963383</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)699893106</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)DNB1000754464</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-1043</subfield><subfield code="a">DE-83</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4904</subfield><subfield code="0">(DE-625)157419:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 5630</subfield><subfield code="0">(DE-625)157471:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">620</subfield><subfield code="2">sdnb</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Simpson, Philip</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">FPGA design</subfield><subfield code="b">best practices for team-based design</subfield><subfield code="c">Philip Simpson</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">New York, NY [u.a.]</subfield><subfield code="b">Springer</subfield><subfield code="c">2010</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XV, 151 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Field programmable gate array</subfield><subfield code="0">(DE-588)4347749-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Field programmable gate array</subfield><subfield code="0">(DE-588)4347749-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Online-Ausgabe</subfield><subfield code="z">978-1-4419-6339-0</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="q">text/html</subfield><subfield code="u">http://deposit.dnb.de/cgi-bin/dokserv?id=3439942&prov=M&dok_var=1&dok_ext=htm</subfield><subfield code="3">Inhaltstext</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-020690512</subfield></datafield></record></collection> |
id | DE-604.BV036773703 |
illustrated | Illustrated |
indexdate | 2024-07-20T10:51:42Z |
institution | BVB |
isbn | 9781441963383 |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-020690512 |
oclc_num | 699893106 |
open_access_boolean | |
owner | DE-1043 DE-83 |
owner_facet | DE-1043 DE-83 |
physical | XV, 151 S. graph. Darst. |
publishDate | 2010 |
publishDateSearch | 2010 |
publishDateSort | 2010 |
publisher | Springer |
record_format | marc |
spelling | Simpson, Philip Verfasser aut FPGA design best practices for team-based design Philip Simpson New York, NY [u.a.] Springer 2010 XV, 151 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Field programmable gate array (DE-588)4347749-5 gnd rswk-swf Entwurf (DE-588)4121208-3 gnd rswk-swf Field programmable gate array (DE-588)4347749-5 s Entwurf (DE-588)4121208-3 s DE-604 Erscheint auch als Online-Ausgabe 978-1-4419-6339-0 text/html http://deposit.dnb.de/cgi-bin/dokserv?id=3439942&prov=M&dok_var=1&dok_ext=htm Inhaltstext |
spellingShingle | Simpson, Philip FPGA design best practices for team-based design Field programmable gate array (DE-588)4347749-5 gnd Entwurf (DE-588)4121208-3 gnd |
subject_GND | (DE-588)4347749-5 (DE-588)4121208-3 |
title | FPGA design best practices for team-based design |
title_auth | FPGA design best practices for team-based design |
title_exact_search | FPGA design best practices for team-based design |
title_full | FPGA design best practices for team-based design Philip Simpson |
title_fullStr | FPGA design best practices for team-based design Philip Simpson |
title_full_unstemmed | FPGA design best practices for team-based design Philip Simpson |
title_short | FPGA design |
title_sort | fpga design best practices for team based design |
title_sub | best practices for team-based design |
topic | Field programmable gate array (DE-588)4347749-5 gnd Entwurf (DE-588)4121208-3 gnd |
topic_facet | Field programmable gate array Entwurf |
url | http://deposit.dnb.de/cgi-bin/dokserv?id=3439942&prov=M&dok_var=1&dok_ext=htm |
work_keys_str_mv | AT simpsonphilip fpgadesignbestpracticesforteambaseddesign |