Digital design and Verilog HDL fundamentals:
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Boca Raton [u.a.]
CRC Press
2008
|
| Schlagworte: | |
| Online-Zugang: | Table of contents only Inhaltsverzeichnis |
| Beschreibung: | Includes index. |
| Beschreibung: | 1147 S. graph. Darst. |
| ISBN: | 9781420074154 1420074156 |
Internformat
MARC
| LEADER | 00000nam a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV036697876 | ||
| 003 | DE-604 | ||
| 005 | 20101028 | ||
| 007 | t | ||
| 008 | 101001s2008 d||| |||| 00||| eng d | ||
| 010 | |a 2008012851 | ||
| 020 | |a 9781420074154 |c hardback : alk. paper |9 978-1-420-07415-4 | ||
| 020 | |a 1420074156 |c hardback : alk. paper |9 1-420-07415-6 | ||
| 035 | |a (OCoLC)836865264 | ||
| 035 | |a (DE-599)BVBBV036697876 | ||
| 040 | |a DE-604 |b ger |e aacr | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-83 | ||
| 050 | 0 | |a TK7868.D5 | |
| 082 | 0 | |a 621.39/5 | |
| 084 | |a ZN 4904 |0 (DE-625)157419: |2 rvk | ||
| 100 | 1 | |a Cavanagh, Joseph J. F. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Digital design and Verilog HDL fundamentals |c Joseph Cavanagh |
| 264 | 1 | |a Boca Raton [u.a.] |b CRC Press |c 2008 | |
| 300 | |a 1147 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 500 | |a Includes index. | ||
| 650 | 4 | |a Logic circuits |x Computer-aided design | |
| 650 | 4 | |a Verilog (Computer hardware description language) | |
| 650 | 4 | |a Digital electronics | |
| 650 | 0 | 7 | |a VERILOG |0 (DE-588)4268385-3 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a VERILOG |0 (DE-588)4268385-3 |D s |
| 689 | 0 | |5 DE-604 | |
| 856 | 4 | |u http://www.loc.gov/catdir/toc/ecip0814/2008012851.html |3 Table of contents only | |
| 856 | 4 | 2 | |m GBV Datenaustausch |q application/pdf |u http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=020616380&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |3 Inhaltsverzeichnis |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-020616380 | ||
Datensatz im Suchindex
| _version_ | 1804143336068481024 |
|---|---|
| adam_text | IMAGE 1
DIGITAL
DESIGN AND VERILO F IT HDL
FUNDAMENTALS JOSEPH CAVANAGH SANTA CLARA UNIVERSITY CALIFORNIA, USA
CRC PRESS TAYLOR & FRANCIS GROUP BOCA RATON LONDON NEW YORK
CRC PRESS IS AN IMPRINT OF THE TAYLOR & FRANCIS CROUP, AN INFORMA
BUSINESS
IMAGE 2
CONTENTS
CHAPTER 1 NUMBER SYSTEMS, NUMBER REPRESENTATIONS, AND CODES 1
1.1
1.2
1.3
1.4
1.5 1.6
NUMBER SYSTEMS 1 1.1.1 1.1.2 1.1.3 1.1.4
1.1.5 1.1.6
BINARY NUMBER SYSTEM 4 OCTAL NUMBER SYSTEM 7 DECIMAL NUMBER SYSTEM 9
HEXADECIMAL NUMBER SYSTEM 10 ARITHMETIC OPERATIONS 12
CONVERSION BETWEEN RADICES 22 NUMBER REPRESENTATIONS 29 1.2.1 1.2.2
1.2.3 1.2.4
SIGN MAGNITUDE 29 DIMINISHED-RADIX COMPLEMENT 31 RADIX COMPLEMENT 34
ARITHMETIC OPERATIONS 38 BINARY CODES 59
1.3.1 1.3.2 1.3.3 1.3.4
BINARY WEIGHTED AND NONWEIGHTED CODES 59 BINARY-TO-BCD CONVERSION 63
BCD-TO-BINARY CONVERSION 64 GRAY CODE 65 ERROR DETECTION AND CORRECTION
CODES 68
1.4.1 1.4.2 1.4.3 1.4.4
1.4.5 1.4.6
PARITY 68 HAMMING CODE 70 CYCLIC REDUNDANCY CHECK CODE 72 CHECKSUM 73
TWO-OUT-OF-FIVE CODE 75 HORIZONTAL AND VERTICAL PARITY CHECK 75 SERIAL
DATA TRANSMISSION 77 PROBLEMS 78
CHAPTER 2 MINIMIZATION OF SWITCHING FUNCTIONS 83
2.1 BOOLEAN ALGEBRA 83 2.2 ALGEBRAIC MINIMIZATION 92 2.3 KARNAUGH MAPS
95 2.3.1 MAP-ENTERED VARIABLES 113
2.4 QUINE-MCCLUSKEY ALGORITHM 118 2.4.1 PETRICK ALGORITHM 123 2.5
PROBLEMS 128
IMAGE 3
CHAPTER 3 COMBINATIONAL LOGIC 137
3.1 LOGIC PRIMITIVE GATES 138 3.1.1 WIRED-AND AND WIRED-OR OPERATIONS
148 3.1.2 THREE-STATE LOGIC 150 3.1.3 FUNCTIONALLY COMPLETE GATES 150
3.2 LOGIC MACRO FUNCTIONS 154 3.2.1 MULTIPLEXERS 155 3.2.2 DECODERS 173
3.2.3 ENCODERS 185 3.2.4 COMPARATORS 189 3.3 ANALYSIS OF COMBINATIONAL
LOGIC 194 3.4 SYNTHESIS OF COMBINATIONAL LOGIC 205 3.5 PROBLEMS 223
CHAPTER 4 COMBINATIONAL LOGIC DESIGN USINGVERILOGHDL231
4.1 BUILT-IN PRIMITIVES 232 4.2 USER-DEFINED PRIMITIVES 267 4.2.1
DEFMING A USER-DEFINED PRIMITIVE 267 4.2.2 COMBINATIONAL USER-DEFINED
PRIMITIVES 267
4.3 DATAFLOW MODELING 289 4.3.1 CONTINUOUS ASSIGNMENT 289 4.3.2
REDUCTION OPERATORS 312 4.3.3 CONDITIONAL OPERATOR 315 4.3.4 RELATIONAL
OPERATORS 318
4.3.5 LOGICAL OPERATORS 320 4.3.6 BITWISE OPERATORS 322 4.3.7 SHIFT
OPERATORS 326 4.4 BEHAVIORAL MODELING 328
4.4.1 INITIAL STATEMENT 329 4.4.2 ALWAYS STATEMENT 332 4.4.3
INTRASTATEMENT DELAY 339 4.4.4 INTERSTATEMENT DELAY 341 4.4.5 BLOCKING
ASSIGNMENTS 343
4.4.6 NONBLOCKING ASSIGNMENTS 345 4.4.7 CONDITIONAL STATEMENT 351 4.4.8
CASE STATEMENT 356 4.4.9 LOOP STATEMENTS 365 4.4.10 TASKS370
4.4.11 FUNCTIONS 374 4.5 STRUCTURAL MODELING 378 4.5.1 MODULE
INSTANTIATION 378
4.5.2 PORTS 379
IMAGE 4
4.6
4.5.3 DESIGN EXAMPLES 383 PROBLEMS 412
CHAPTER 5 COMPUTER ARITHMETIC 425
5.1 FIXED-POINT ADDITION 426 5.1.1 RIPPLE-CARRY ADDITION 428 5.1.2 CARRY
LOOKAHEAD ADDITION 429 5.2 FIXED-POINT SUBTRACTION 433 5.3 FIXED-POINT
MULTIPLICATION 436
5.3.1 SEQUENTIAL ADD-SHIFT 439 5.3.2 BOOTH ALGORITHM 442 5.3.3 BIT-PAIR
RECODING 448 5.3.4 ARRAY MULTIPLIER 453 5.4 FIXED-POINT DIVISION 456
5.4.1 RESTORING DIVISION 458 5.4.2 NONRESTORING DIVISION 460 5.5 DECIMAL
ADDITION 462 5.5.1 ADDITION WITH SUM CORRECTION 463
5.5.2 ADDITION USING MULTIPLEXERS FOR SUM CORRECTION 464 5.6 DECIMAL
SUBTRACTION 467 5.7 DECIMAL MULTIPLICATION 472
5.7.1 MULTIPLICATION USING READ-ONLY MEMORY 472 5.8 DECIMAL DIVISION 477
5.8.1 DIVISION USING TABLE LOOKUP 477 5.9 FLOATING-POINT ARITHMETIC 477
5.9.1 FLOATING-POINT ADDITION/SUBTRACTION 482 5.9.2 FLOATING-POINT
MULTIPLICATION 489 5.9.3 FLOATING-POINT DIVISION 493 5.9.4 ROUNDING
METHODS 495 5.10 PROBLEMS 497
CHAPTER 6 COMPUTER ARITHMETIC DESIGN USING VERILOG HDL 503
6.1 FIXED-POINT ADDITION 503 6.1.1 HIGH-SPEED FUELL ADDER 504 6.1.2
FOUR-BIT RIPPLE ADDER 509 6.1.3 CARRY LOOKAHEAD ADDER 515 6.2
FIXED-POINT SUBTRACTION 520 6.3 FIXED-POINT MULTIPLICATION 527
6.3.1 BOOTH ALGORITHM 527 6.3.2 ARRAY MULTIPLIER 532
IMAGE 5
6.4 DECIMAL ADDITION 538
6.4.1 BCD ADDITION WITH SUM CORRECTION 539 6.4.2 BCD ADDITION USING
MULTIPLEXERS FOR SUM CORRECTION 543 6.5 DECIMAL SUBTRACTION 549 6.6
PROBLEMS 560
CHAPTER 7 SEQUENTIAL LOGIC 565
7.1 ANALYSIS OF SYNCHRONOUS SEQUENTIAL MACHINES 566 7.1.1 MACHINE
ALPHABETS 566 7.1.2 STORAGE ELEMENTS 569 7.1.3 CLASSES OF SEQUENTIAL
MACHINES 573
7.1.4 METHODS OF ANALYSIS 5 82 7.1.5 ANALYSIS EXAMPLES 591 7.2 SYNTHESIS
OF SYNCHRONOUS SEQUENTIAL MACHINES 605 7.2.1 SYNTHESIS PROCEDURE 606
7.2.2 SYNCHRONOUS REGISTERS 619 7.2.3 SYNCHRONOUS COUNTERS 623 7.2.4
MOORE MACHINES 634 7.2.5 MEALY MACHINES 641
7.2.6 OUTPUT GLITCHES 648 7.3 ANALYSIS OF ASYNCHRONOUS SEQUENTIAL
MACHINES 655 7.3.1 FUNDAMENTAL-MODE MODEL 656
7.3.2 METHODS OF ANALYSIS 658 7.3.3 HAZARDS 663 7.3.4 OSCILLATIONS 674
7.3.5 RACES 676 7.4 SYNTHESIS OF ASYNCHRONOUS SEQUENTIAL MACHINES 679
7.4.1 SYNTHESIS PROCEDURE 679 7.4.2 SYNTHESIS EXAMPLES 681 7.5 ANALYSIS
OF PULSE-MODE ASYNCHRONOUS SEQUENTIAL MACHINES 706 7.5.1 ANALYSIS
PROCEDURE 708 7.6 SYNTHESIS OF PULSE-MODE ASYNCHRONOUS SEQUENTIAL
MACHINES 715 7.6.1 SYNTHESIS PROCEDURE 715 7.7 PROBLEMS 722
CHAPTER 8 SEQUENTIAL LOGIC DESIGN USING VERILOG HDL 739
8.1 SYNCHRONOUS SEQUENTIAL MACHINES 740 8.2 ASYNCHRONOUS SEQUENTIAL
MACHINES 770 8.3 PULSE-MODE ASYNCHRONOUS SEQUENTIAL MACHINES 790
8.4 PROBLEMS 808
IMAGE 6
CHAPTER 9 PROGRAMMABLE LOGIC DEVICES 821
9.1 PROGRAMMABLE READ-ONLY MEMORY 822 9.1.1 COMBINATIONAL LOGIC 823
9.1.2 SEQUENTIAL LOGIC 827 9.2 PROGRAMMABLE ARRAY LOGIC 831
9.2.1 COMBINATIONAL LOGIC 833 9.2.2 SEQUENTIAL LOGIC 834 9.3
PROGRAMMABLE LOGIC ARRAYS 845 9.3.1 COMBINATIONAL LOGIC 845
9.3.2 SEQUENTIAL LOGIC 847 9.4 FIELD-PROGRAMMABLE GATE ARRAYS 854 9.5
PROBLEMS 862
CHAPTER 10 DIGITAL AND ANALOG CONVERSION 869
10.1 OPERATIONAL AMPLIFIER 869 10.2 DIGITAL-TO-ANALOG CONVERSION 872
10.2.1 BINARY-WEIGHTED RESISTOR NETWORK DIGITAL-TO-ANALOG CONVERTER 873
10.2.2 R - 2R RESISTOR NETWORK DIGITAL-TO-ANALOG CONVERTER 878 10.3
ANALOG-TO-DIGITAL CONVERSION 883 10.3.1 COMPARATORS 883
10.3.2 COUNTER ANALOG-TO-DIGITAL CONVERTER 885 10.3.3 SUCCESSIVE
APPROXIMATION ANALOG-TO-DIGITAL CONVERTER 886
10.3.4 SIMULTANEOUS ANALOG-TO DIGITAL CONVERTER 890 10.4 PROBLEMS 894
CHAPTER 11 MAGNETIC RECORDING FUNDAMENTALS 899
11.1 RETURN TO ZERO 900 11.2 NONRETURN TO ZERO 901 11.3 NONRETURN TO
ZERO INVERTED 902 11.4 FREQUENCY MODULATION 903 11.5 PHASE ENCODING 905
11.6 MODIFIED FREQUENCY MODULATION 906 11.7 RUN-LENGTH LIMITED 906 11.8
GROUP-CODED RECORDING 908 11.9 PEAK SHIFT 911 11.10 WRITE
PRECOMPENSATION 912 11.11 VERTI CAL RECORDING 914 11.12 PROBLEMS 915
IMAGE 7
CHAPTER 12 ADDITIONAL TOPICS IN DIGITAL DESIGN 921
APPEND
12.1 12.2 12.3 12.4 12.5 12.6 12.7 12.8
12.9 12.10
IX A
A.L A.2 A.3 A.4
FUNCTIONAL DECOMPOSITION 922 ITERATIVE NETWORKS 941 HAMMING CODE 953
CYCLIC REDUNDANCY CHECK CODE 967 RESIDUE CHECKING 973 PARITY PREDICTION
980
CONDITION CODES FOR ADDITION 984 ARITHMETIC AND LOGIC UNIT 987 MEMORY
1000
PROBLEMS 1006
EVENT QUEUE 1013
EVENT HANDLING FOR DATAFLOW ASSIGNMENTS 1013 EVENT HANDLING FOR BLOCKING
ASSIGNMENTS 1018 EVENT HANDLING FOR NONBLOCKING ASSIGNMENTS 1021 EVENT
HANDLING FOR MIXED BLOCKING AND NONBLOCKING ASSIGNMENTS 1025
APPENDIX B VERILOG PROJECT PROCEDURE 1029
APPENDIX C ANSWERS TO SELECT PROBLEMS 1031
CHAPTER 1 NUMBER SYSTEMS, NUMBER REPRESENTATIONS, AND CODES 1 CHAPTER 2
MINIMIZATION OF SWITCHING FUNCTIONS 1034 CHAPTER 3 COMBINATIONAL LOGIC
1038 CHAPTER 4 COMBINATIONAL LOGIC DESIGN USING VERILOG HDL 1043 CHAPTER
5 COMPUTER ARITHMETIC 1065 CHAPTER 6 COMPUTER ARITHMETIC DESIGN USING
VERILOG HDL 1069 CHAPTER 7 SEQUENTIAL LOGIC 1076 CHAPTER 8 SEQUENTIAL
LOGIC DESIGN USING VERILOG HDL 1086 CHAPTER 9 PROGRAMMABLE LOGIC DEVICES
1117 CHAPTER 10 DIGITAL AND ANALOG CONVERSION 1123 CHAPTER 11 MAGNETIC
RECORDING FUNDAMENTALS 1125 CHAPTER 12 ADDITIONAL TOPICS IN DIGITAL
DESIGN 1127
031
INDEX 1135
|
| any_adam_object | 1 |
| author | Cavanagh, Joseph J. F. |
| author_facet | Cavanagh, Joseph J. F. |
| author_role | aut |
| author_sort | Cavanagh, Joseph J. F. |
| author_variant | j j f c jjf jjfc |
| building | Verbundindex |
| bvnumber | BV036697876 |
| callnumber-first | T - Technology |
| callnumber-label | TK7868 |
| callnumber-raw | TK7868.D5 |
| callnumber-search | TK7868.D5 |
| callnumber-sort | TK 47868 D5 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| classification_rvk | ZN 4904 |
| ctrlnum | (OCoLC)836865264 (DE-599)BVBBV036697876 |
| dewey-full | 621.39/5 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39/5 |
| dewey-search | 621.39/5 |
| dewey-sort | 3621.39 15 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01594nam a2200421zc 4500</leader><controlfield tag="001">BV036697876</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20101028 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">101001s2008 d||| |||| 00||| eng d</controlfield><datafield tag="010" ind1=" " ind2=" "><subfield code="a">2008012851</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781420074154</subfield><subfield code="c">hardback : alk. paper</subfield><subfield code="9">978-1-420-07415-4</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">1420074156</subfield><subfield code="c">hardback : alk. paper</subfield><subfield code="9">1-420-07415-6</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)836865264</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV036697876</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-83</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7868.D5</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/5</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4904</subfield><subfield code="0">(DE-625)157419:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Cavanagh, Joseph J. F.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Digital design and Verilog HDL fundamentals</subfield><subfield code="c">Joseph Cavanagh</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boca Raton [u.a.]</subfield><subfield code="b">CRC Press</subfield><subfield code="c">2008</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1147 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes index.</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic circuits</subfield><subfield code="x">Computer-aided design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Verilog (Computer hardware description language)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Digital electronics</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="856" ind1="4" ind2=" "><subfield code="u">http://www.loc.gov/catdir/toc/ecip0814/2008012851.html</subfield><subfield code="3">Table of contents only</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="m">GBV Datenaustausch</subfield><subfield code="q">application/pdf</subfield><subfield code="u">http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=020616380&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA</subfield><subfield code="3">Inhaltsverzeichnis</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-020616380</subfield></datafield></record></collection> |
| id | DE-604.BV036697876 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T22:46:02Z |
| institution | BVB |
| isbn | 9781420074154 1420074156 |
| language | English |
| lccn | 2008012851 |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-020616380 |
| oclc_num | 836865264 |
| open_access_boolean | |
| owner | DE-83 |
| owner_facet | DE-83 |
| physical | 1147 S. graph. Darst. |
| publishDate | 2008 |
| publishDateSearch | 2008 |
| publishDateSort | 2008 |
| publisher | CRC Press |
| record_format | marc |
| spelling | Cavanagh, Joseph J. F. Verfasser aut Digital design and Verilog HDL fundamentals Joseph Cavanagh Boca Raton [u.a.] CRC Press 2008 1147 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Includes index. Logic circuits Computer-aided design Verilog (Computer hardware description language) Digital electronics VERILOG (DE-588)4268385-3 gnd rswk-swf VERILOG (DE-588)4268385-3 s DE-604 http://www.loc.gov/catdir/toc/ecip0814/2008012851.html Table of contents only GBV Datenaustausch application/pdf http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=020616380&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA Inhaltsverzeichnis |
| spellingShingle | Cavanagh, Joseph J. F. Digital design and Verilog HDL fundamentals Logic circuits Computer-aided design Verilog (Computer hardware description language) Digital electronics VERILOG (DE-588)4268385-3 gnd |
| subject_GND | (DE-588)4268385-3 |
| title | Digital design and Verilog HDL fundamentals |
| title_auth | Digital design and Verilog HDL fundamentals |
| title_exact_search | Digital design and Verilog HDL fundamentals |
| title_full | Digital design and Verilog HDL fundamentals Joseph Cavanagh |
| title_fullStr | Digital design and Verilog HDL fundamentals Joseph Cavanagh |
| title_full_unstemmed | Digital design and Verilog HDL fundamentals Joseph Cavanagh |
| title_short | Digital design and Verilog HDL fundamentals |
| title_sort | digital design and verilog hdl fundamentals |
| topic | Logic circuits Computer-aided design Verilog (Computer hardware description language) Digital electronics VERILOG (DE-588)4268385-3 gnd |
| topic_facet | Logic circuits Computer-aided design Verilog (Computer hardware description language) Digital electronics VERILOG |
| url | http://www.loc.gov/catdir/toc/ecip0814/2008012851.html http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=020616380&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |
| work_keys_str_mv | AT cavanaghjosephjf digitaldesignandveriloghdlfundamentals |