Verfügbarkeit: Processor description languages

Processor description languages: applications and methodologies

Gespeichert in:

Bibliographische Detailangaben
Format:	Buch
Sprache:	English
Veröffentlicht:	Amsterdam Morgan Kaufmann Publishers/Elsevier 2008
Schriftenreihe:	The Morgan Kaufmann series in systems on silicon
Schlagworte:	Embedded computer systems Eingebettetes System Prozessor Beschreibungssprache Architektur > Informatik
Online-Zugang:	Inhaltsverzeichnis
Beschreibung:	Includes bibliographical references and index
Beschreibung:	xxviii, 403 p. ill.
ISBN:	9780123742872 0123742870

Internformat

MARC


LEADER	00000nam a2200000zc 4500
001	BV035031117
003	DE-604
005	20081215
007	t
008	080901s2008 ne a\|\|\| \|\|\|\| 00\|\|\| eng d
010			\|a 2008004949
020			\|a 9780123742872 \|c alk. paper \|9 978-0-12-374287-2
020			\|a 0123742870 \|c alk. paper \|9 0-12-374287-0
035			\|a (OCoLC)191898163
035			\|a (DE-599)BVBBV035031117
040			\|a DE-604 \|b ger \|e aacr
041	0		\|a eng
044			\|a ne \|c NL
049			\|a DE-703
050		0	\|a TK7895.E42
082	0		\|a 004.16
084			\|a ST 153 \|0 (DE-625)143597: \|2 rvk
084			\|a ST 170 \|0 (DE-625)143602: \|2 rvk
245	1	0	\|a Processor description languages \|b applications and methodologies \|c [edited by] Prabhat Mishra ...
264		1	\|a Amsterdam \|b Morgan Kaufmann Publishers/Elsevier \|c 2008
300			\|a xxviii, 403 p. \|b ill.
336			\|b txt \|2 rdacontent
337			\|b n \|2 rdamedia
338			\|b nc \|2 rdacarrier
490	0		\|a The Morgan Kaufmann series in systems on silicon
500			\|a Includes bibliographical references and index
650		4	\|a Embedded computer systems
650	0	7	\|a Eingebettetes System \|0 (DE-588)4396978-1 \|2 gnd \|9 rswk-swf
650	0	7	\|a Prozessor \|0 (DE-588)4176076-1 \|2 gnd \|9 rswk-swf
650	0	7	\|a Beschreibungssprache \|0 (DE-588)4131473-6 \|2 gnd \|9 rswk-swf
650	0	7	\|a Architektur \|g Informatik \|0 (DE-588)4139374-0 \|2 gnd \|9 rswk-swf
689	0	0	\|a Eingebettetes System \|0 (DE-588)4396978-1 \|D s
689	0	1	\|a Prozessor \|0 (DE-588)4176076-1 \|D s
689	0	2	\|a Architektur \|g Informatik \|0 (DE-588)4139374-0 \|D s
689	0	3	\|a Beschreibungssprache \|0 (DE-588)4131473-6 \|D s
689	0		\|5 DE-604
700	1		\|a Mishra, Prabhat \|e Sonstige \|4 oth
856	4	2	\|m Digitalisierung UB Bayreuth \|q application/pdf \|u http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=016700103&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA \|3 Inhaltsverzeichnis
999			\|a oai:aleph.bib-bvb.de:BVB01-016700103

Datensatz im Suchindex

_version_	1804137961586950144
adam_text	Contents list of Contributors ..................................................................xvii Preface ...............................................................................xxv About the Editors ...................................................................xxvii CHAPTER 1 Introduction to Architecture Description Languages ι Prabhat Mishra and Nikil Dutt 1.1 What is an Architecture Description Language? ............... 2 1.2 ADLs and Other Languages .................................... 3 1.3 Classification of Contemporary ADLs .......................... 4 1.3.1 Content-based Classification of ADLs ................. 5 1.3.2 Objective-based Classification of ADLs ................ 6 1.4 ADLs: Past, Present, and Future ................................. 8 1.5 Book Organization .............................................. 9 References ....................................................... 10 CHAPTER 2 ADL-driven Methodologies for Design Automation of Embedded Processors 13 Prabhat Mishra andAviral Shrivastava 2.1 Design Space Exploration ...................................... 13 2.2 Retargetable Compiler Generation ............................. 14 2.2.1 Retargetability Based on ADL Content ................ 16 2.2.2 Retargetability Based on Compiler Phases ............ 17 2.2.3 Retargetability Based on Architectural Abstractions ............................................. 18 2.3 Retargetable Simulator Generation ............................ 21 2.3.1 Interpretive Simulation ................................ 22 2.32 Compiled Simulation ................................... 22 2.3.3 Mixed Approaches ...................................... 22 2.4 Architecture Synthesis .......................................... 23 2.4.1 Implementation Generation Using Processor Templates ............................................... 23 2.4.2 ADL-driven Implementation Generation .............. 24 2.5 Top-down Validation ............................................. 24 2.5.1 Validation of ADL Specification ........................ 25 2.52 Implementation Validation ............................. 27 2.6 Conclusions ..................................................... 30 References ....................................................... 30 VII viii Contents CHAPTER 3 MIMOLA— A Fully Synthesizable Language 35 Peter Marwedel 3.1 Introduction ..................................................... 35 3.1.1 Origin of the Language ................................. 35 3.1.2 Purpose of the Language ............................... 36 3.13 Related Work: State of the Art in the Early Years ...... 38 3.1.4 Outline of This Chapter ................................ 39 3.2 Salient Features of the MIMÓLA Language .................... 39 3.2.1 Overall Structure of Description ...................... 39 32.2 Declarations, Data Types and Operations ............. 39 3.2.3 Program Definition ..................................... 40 3.2.4 Structure Definition .................................... 43 3.2.5 Linking Behavior and Structure ....................... 46 3.2.6 Putting Things Together ................................ 48 3.3 Tools and Results ................................................ 48 33.1 Design How ............................................ 48 3.3.2 The Front-end and Internal Design Representations . 48 333 Mapping to Register Transfers ......................... 49 3-3-4 Simulation ............................................... 49 3.3.5 Architectural Synthesis ................................. 50 33-6 Test Program Generation ............................... 54 337 Code Generation ....................................... 56 3.3.8 OverallView of the Dependence among MSS Tools.. 57 3.3.9 Designs Using MSS2 .................................... 58 3.4 Conclusions ..................................................... 59 34.1 Evolution of Ideas and Directions ..................... 59 34.2 What Went Wrong and What Went Right .............. 59 3.4.3 Summary ................................................ 60 References ....................................................... 60 CHAPTER 4 nML: A Structural Processor Modeling Language for Retargetable Compilation and ASIP Design 65 Johan Van Praet, Dirk Lanneer, Werner Geurts, and Gert Goossens 4.1 Introduction ..................................................... 65 4.2 The nML Processor Description Formalism ................... 66 4.3 A Structural Skeleton of the Processor ......................... 66 4.3.1 Memories and Registers ................................ 67 4.3.2 Storage Aliases .......................................... 68 4.3.3 Transitory Storage ...................................... 68 4.3.4 Immediate Constants and Enumeration Types ........ 69 4.3.5 Functional Units ........................................ 70 Contents ix 4.4 Instruction-set Grammar ........................................ 70 4.4.1 Breaking Down the Instruction Set: AND Rules and OR Rules ........................................... 72 4.4.2 The Grammar Attributes ................................ 73 4.4.3 Synthesized Attributes .................................. 73 4.4.4 Action Attribute ......................................... 74 4.4.5 Image Attribute ......................................... 77 4.4.6 Syntax Attribute ........................................ 78 4.4.7 Mode Rules and Value Attributes ...................... 78 4.4.8 Inherited Attributes .................................... 80 4.5 Pipeline Hazards: Stalls and Bypasses .......................... 80 4.5.1 Control Hazards ........................................ 81 4.5.2 Structural and Data Hazards ........................... 82 4.6 The Evolution of nML ........................................... 85 4.7 A RetargetableTool Suite for ASIPs ............................. 87 4.7.1 Chess: A Retargetable С Compiler .................... 87 4.7.2 Checkers: A Retargetable Instruction-set Simulator Generator .................................... 88 4.7.3 Go: A Hardware Description Language Generator ... 88 4.7.4 Risk: A Retargetable Test-program Generator ......... 88 4.7.5 Broad Architectural Scope ............................. 88 4.8 Design Examples ................................................ 90 4.8.1 Portable Audio and Hearing Instruments ............. 90 4.8.2 Wireline Modems ....................................... 90 4.8.3 Wireless Modems ....................................... 91 4.8.4 Video Coding ........................................... 91 4.8.5 Network Processing .................................... 91 4.9 Conclusions ..................................................... 92 References ....................................................... 92 CHAPTER 5 LISA: A Uniform ADL for Embedded Processor Modeling, Implementation, and Software Toolsuite Generation 95 Anupam Chattopadhyay, Heinrich Meyr, and Rainer Leupers 5.1 Language-based ASIP Modeling ................................. 96 5.1.1 Intuitive Modeling Idea ................................ 96 5.1.2 ISA Modeling ............................................ 96 5.1.3 Structure Modeling: Base Processor ................... 99 5.1.4 Levels of Abstraction in LISA ........................... 100 5.1.5 USA-based Processor Design .......................... 101 5.2 Automatic Software Toolsuite Generation ..................... 102 5.2.1 Instruction-set Simulator ............................... 103 Contents 5.2.2 The Compiler Designer................................ 105 5.2.3 Custom Instruction Synthesis for IiSA-based Processor Design ....................................... 108 5.2.4 Instruction Opcode Synthesis ......................... 109 5.3 Automatic Optimized Processor Implementation ............. 110 5.3.1 Automatic Generation of RTL Processor Description ............................................. 110 5.3.2 Area and Timing-driven Optimizations ................ Ill 5.3-3 Energy-driven Optimizations .......................... 112 53.4 Automatic Generation of JTAG Interface and Debug Mechanism ................................. 113 5.4 Processor Verification ........................................... 113 54.1 Equivalence Check via Simulation .................... 114 5.4.2 Generation of Test Vectors from LISA Descriptions for Instruction-set Verification ......................... 115 5.5 System-level Integration ........................................ 117 5.5.1 Retargetable Processor Integration .................... 118 5.5.2 Multiprocessor Simulation ............................. 119 5.6 Compact Modeling of Advanced Architectures ................ 120 5.6.1 VLIW Architecture Modeling ........................... 121 5.6.2 Partially Reconfigurable Processor Modeling ......... 122 5.7 Case Study ....................................................... 123 5.7.1 ASIP Development for Retinex-like Image and Video Processing ................................... 124 5.7.2 Retargetable Compiler Optimization for SIMD Instructions ............................................. 127 5.8 Conclusions ..................................................... 130 References ....................................................... 130 CHAPTER 6 EXPRESSION: An ADL for Software Toolkit Generation, Exploration, and Validation of Programmable SOC Architectures 133 Prabhat Mishra and Nikil Dutt 6.1 ExpressionADL .................................................. 134 6.1.1 Structure ................................................ 135 6.1.2 Behavior ................................................. 137 6.2 Software Toolkit Generation and Exploration ................. 139 6.2.1 Retargetable Compiler Generation .................... 140 6.2.2 Retargetable Simulator Generation .................... 142 6.2.3 Design Space Exploration .............................. 144 6.3 Architecture Synthesis for Rapid Prototyping ................. 148 6.3.1 Synthesizable HDL Generation ........................ 148 6.3.2 Rapid Prototyping and Exploration ................... 149 Contents xi 6.4 Functional Verification .......................................... 151 6.4.1 Specification Validation ................................ 152 6.4.2 Test Generation Using Model Checking ............... 153 6.4.3 Implementation Validation ............................. 156 6.5 Conclusions ..................................................... 158 References ....................................................... 159 CHAPTER 7 ASIP Meister 163 Yuki Kobayashi, Yoshinori Takeuchi, and Masaharu Imai 7.1 Overview of ASIP Meister....................................... 163 7.1.1 Framework Overview .................................. 164 7.1.2 Features ................................................. 167 7.1.3 A Short History ......................................... 168 7.1.4 ASIP Meister Usage in Academia ....................... 168 7.2 Architecture Model .............................................. 168 7.3 ADL in ASIP Meister............................................. 170 73.1 Overview of ADL Structure ............................ 170 7.3.2 Specification Entry Using GUI ......................... 171 7.3-3 Microoperation Description ........................... 171 7.3-4 VLIW Extension ......................................... 174 7.4 Generation of HDL Description ................................ 176 7.4.1 DFG Construction from Microoperation Description ............................................. 177 7.4.2 Pipeline Registers and Datapath Selectors Insertion ................................................ 177 7.5 Case Study ....................................................... 179 7.5.1 MIPS and DLX .......................................... 179 7.5.2 M32R .................................................... 180 7.5.3 MeP ...................................................... 180 7.6 Conclusion ...................................................... 181 7.7 Acknowledgments .............................................. 181 References ....................................................... 182 CHAPTER 8 TIE: An ADL for Designing Application-specific Instruction Set Extensions івз HimanshuA. Sanghavi and Nupur B. Andrews 8.1 Introduction ..................................................... 183 8.1.1 Adapting the Processor to the Application ............ 183 8.1.2 Tensilica Instruction Extension Language and Compiler ........................................... 184 8.2 Design Methodology andTools ................................. 184 8.2.1 Designing Application-specific Instructions .......... 184 8.2.2 Design Automation with the TIE Compiler ........... 186 xii Contents 8.3 Basics of TIE Language .......................................... 187 8.3.1 A basic TIE Acceleration Example ..................... 187 8.3.2 Defining a Basic ΉΕ Instruction ....................... 188 8.3.3 Instruction Encodings .................................. 189 8.3.4 Instruction Datapath ................................... 190 8.4 Adding Processor State .......................................... 192 8.4.1 Denning a State Register ............................... 192 8.4.2 Defining a Register File ................................ 194 8.4.3 Data Type and Compiler Support ...................... 196 8.4.4 Data Parallelism and SIMD ............................. 198 8.5 VLIW Machine Design .......................................... 199 8.5.1 Defining aVLIW Instruction ........................... 200 8.5.2 Hardware Cost of VLTW ................................201 8.6 Language Constructs for Efficient Hardware Implementation .................................................201 8.6.1 Sharing Hardware between Instructions ..............201 8.6.2 TIE Functions ........................................... 202 8.6.3 Defining Multicycle Instructions ......................203 8.7 Custom Data Interfaces .........................................205 8.7.1 Import Wire and Export State ......................... 206 8.7.2 TIEQueue ...............................................206 8.7.3 TIELookup ..............................................209 8.8 Hardware Verification ...........................................210 8.8.1 Microarchitectural Verification ........................211 8.9 Case Study of an Audio DSP Design ............................212 8.9.1 Architecture and ISA Overview ........................212 8.92 Implementation and Performance ..................... 213 8.10 Conclusions ..................................................... 214 References .......................................................215 CHAPTER 9 MADL—An ADL Based on a Formal and Flexible Concurrency Model 217 Wei Qin, Subramanian Rajagopalan, and Sharad Malik 9.1 Introduction ..................................................... 217 9.2 Operation State Machine Model ................................218 92.1 Static OSM Model .......................................219 9.2.2 Dynamic OSM Model ...................................222 9.2.3 Scheduling of the OSM Model .........................224 9.3 MADL ............................................................226 9-3.1 TheAND-OR Graph: A Review ........................227 9.32 The Core Layer ..........................................228 9.3.3 The Annotation Layer ...................................231 9.4 Support forTools ................................................233 Contents xiii 9.4.1 Cycle Accurate Simulator (CAS) .......................233 9.4.2 Instruction Set Simulator .............................. 235 9.4.3 Disassembler ............................................235 9.4.4 Register Allocator .......................................235 9.4.5 Instruction Scheduler ..................................237 9.5 Results ...........................................................239 9.6 Related Work ....................................................242 9.7 Conclusion ......................................................244 References .......................................................244 CHAPTER 10 ADL++: Object-Oriented Specification of Complicated Instruction Sets and Microarchitectures 247 Sorter Under 10.1 Flexible Architecture Simulation Toolset (FAST) .............. 248 10.1.1 Overview of the Toolset ................................248 10.2 The FAST/ADL Model ...........................................249 10.2.1 Timing of Events ........................................251 10.2.2 Time Annotated Actions and Parallelism in the Microarchitecture ...............................252 10.2.3 Microarchitecture Specification .......................253 10.2.4 ISA Specification ........................................ 257 10.2.5 Putting it Together ......................................259 10.3 Review of Complex Instruction Set Architectures ............260 10.31 Variable Length Instructions ...........................260 10.32 Many Memory Addressing Modes .....................261 10.3-3 Overlapping Registers ..................................262 10.3.4 Mixed Arguments .......................................263 10.3-5 Assembly Language Syntax .............................263 10.4 Sets and Regular Expressions as Language Constructs .......264 10.4.1 Registers andTheir Specification Using Sets ..........264 10.4.2 Regular Expressions and Addressing Modes ..........265 10.5 Instruction Templates and Multiple Conditional Inheritance ......................................................266 10.5.1 Inheritance with aTwist: Multiple Conditional Inheritance ..............................................267 10.5.2 Instruction Templates ..................................267 10.6 Object-oriented Microarchitecture Specification .............270 10.6.1 Artifacts as Objects .....................................270 10.6.2 Deriving Complex Architectures From Objects ......272 10.7 Epilogue .........................................................272 10.8 History of FAST and ADL++ ....................................272 References .......................................................273 xiv Contents CHAPTER 11 Processor Design with ArchC 275 Guido Araújo, Sandro Rigo, and Rodolfo Azevedo 11.1 Overview........................................................ 275 11.2 Syntax and Semantics ...........................................276 11.3 Integration through aTLM Interface ...........................283 11.3.1 ArchC TLM Interlaces and Protocol ................... 284 11.32 TLM Interrupt Port ..................................... 285 11.33 AWord on ArchC Simulators ........................... 286 11.4 A Multicore Platform Example ................................. 288 11.5 Conclusions .....................................................293 References ....................................................... 293 CHAPTER 12 MAML: An ADL for Designing Single and Multiprocessor Architectures 295 Alexey Kupriyanov, Frank Hannig, Dmitrij Kissler, and Jürgen Teich 12.1 History of MAML ................................................296 12.2 Description of Single Processor Architectures ................298 12.2.1 Syntax ................................................... 298 12.2.2 Example of a VLIW Processor Architecture ...........305 12.3 Description of Multiprocessors ................................ 306 12.3.1 RelatedWork ............................................307 12.3.2 Description of Parallel Processing Elements ..........308 12.3-3 Parametric Domains as a Description Paradigm ......310 12.3.4 Description of Adaptive Interconnect Topologies __313 12.35 Case Study of a Tightly Coupled Processor Arrays.... 316 12.4 Approaches andTools around MAML .......................... 317 12.4.1 Application Mapping ................................... 318 12.4.2 Design Framework ..................................... 319 12.4.3 Interactive Visual Architecture Entry ..................320 12.4.4 Simulator Generation .................................. 321 12.4.5 Architecture Synthesis for Rapid Prototyping ........324 12.5 Conclusions and Future Work ..................................324 12.6 Acknowledgments .............................................. 325 References ....................................................... 325 CHAPTER 13 GNR: A Formal Language for Specification, Compilation, and Synthesis of Custom Embedded Processors 329 Bita Gorjiara, Mehrdad Reshadi, and Daniel Gajski 13.1 Introduction .....................................................329 13.2 Overview of NISC Technology .................................332 Contents xv 13.3 Modeling NISC Architectures and Systems .................... 335 13.3.1 GNR Formalism ......................................... 337 13.3.2 GNR Rules .............................................. 339 13.3.3 GNR Syntax .............................................341 13-3-4 Basic Components .....................................341 1335 Hierarchical Components .............................. 342 13-3.6 Modeling an NISC Architecture ........................343 13.3.7 Communication Modeling .............................347 13.38 Generating RTL Code from GNR ...................... 351 13.4 Experiments: Design-space Exploration Using NISC and GNR ...................................................353 13-4.1 Designing General-purpose NISCs .................... 353 13-4.2 Custom Datapath Design for DCT ..................... 357 13-4.3 Communicating NISC Components ................... 363 13.5 Conclusion ...................................................... 365 References .......................................................366 13.6 Index Terms ..................................................... 367 CHAPTER 14 HMDES, ISDL, and Other Contemporary ADLs 369 Nirmalya Bandyopadhyay, Kanad Basu, and Prabhat Mishra 14.1 HMDES ........................................................... З69 14.1.1 HMDES Language .......................................369 14.1.2 Structural Overview of Machine Description ........373 14.1.3 Trimaran Infrastructure ................................383 14.2 ISDL ..............................................................384 14.2.1 ISDL Language .......................................... 385 14.2.2 ISDL-driven Methodologies ............................388 14.3 RADL ............................................................. 390 14.4 SIM-nML ..........................................................390 14.5 UDL/I ............................................................392 14.6 Flexware .........................................................392 14.7 Valen-C ........................................................... 392 14.8 TDL ...............................................................393 14.9 Conclusions .....................................................393 References .......................................................394 Index .................................................................................395
adam_txt	Contents list of Contributors .xvii Preface .xxv About the Editors .xxvii CHAPTER 1 Introduction to Architecture Description Languages ι Prabhat Mishra and Nikil Dutt 1.1 What is an Architecture Description Language? . 2 1.2 ADLs and Other Languages . 3 1.3 Classification of Contemporary ADLs . 4 1.3.1 Content-based Classification of ADLs . 5 1.3.2 Objective-based Classification of ADLs . 6 1.4 ADLs: Past, Present, and Future . 8 1.5 Book Organization . 9 References . 10 CHAPTER 2 ADL-driven Methodologies for Design Automation of Embedded Processors 13 Prabhat Mishra andAviral Shrivastava 2.1 Design Space Exploration . 13 2.2 Retargetable Compiler Generation . 14 2.2.1 Retargetability Based on ADL Content . 16 2.2.2 Retargetability Based on Compiler Phases . 17 2.2.3 Retargetability Based on Architectural Abstractions . 18 2.3 Retargetable Simulator Generation . 21 2.3.1 Interpretive Simulation . 22 2.32 Compiled Simulation . 22 2.3.3 Mixed Approaches . 22 2.4 Architecture Synthesis . 23 2.4.1 Implementation Generation Using Processor Templates . 23 2.4.2 ADL-driven Implementation Generation . 24 2.5 Top-down Validation . 24 2.5.1 Validation of ADL Specification . 25 2.52 Implementation Validation . 27 2.6 Conclusions . 30 References . 30 VII viii Contents CHAPTER 3 MIMOLA— A Fully Synthesizable Language 35 Peter Marwedel 3.1 Introduction . 35 3.1.1 Origin of the Language . 35 3.1.2 Purpose of the Language . 36 3.13 Related Work: State of the Art in the Early Years . 38 3.1.4 Outline of This Chapter . 39 3.2 Salient Features of the MIMÓLA Language . 39 3.2.1 Overall Structure of Description . 39 32.2 Declarations, Data Types and Operations . 39 3.2.3 Program Definition . 40 3.2.4 Structure Definition . 43 3.2.5 Linking Behavior and Structure . 46 3.2.6 Putting Things Together . 48 3.3 Tools and Results . 48 33.1 Design How . 48 3.3.2 The Front-end and Internal Design Representations . 48 333 Mapping to Register Transfers . 49 3-3-4 Simulation . 49 3.3.5 Architectural Synthesis . 50 33-6 Test Program Generation . 54 337 Code Generation . 56 3.3.8 OverallView of the Dependence among MSS Tools. 57 3.3.9 Designs Using MSS2 . 58 3.4 Conclusions . 59 34.1 Evolution of Ideas and Directions . 59 34.2 What Went Wrong and What Went Right . 59 3.4.3 Summary . 60 References . 60 CHAPTER 4 nML: A Structural Processor Modeling Language for Retargetable Compilation and ASIP Design 65 Johan Van Praet, Dirk Lanneer, Werner Geurts, and Gert Goossens 4.1 Introduction . 65 4.2 The nML Processor Description Formalism . 66 4.3 A Structural Skeleton of the Processor . 66 4.3.1 Memories and Registers . 67 4.3.2 Storage Aliases . 68 4.3.3 Transitory Storage . 68 4.3.4 Immediate Constants and Enumeration Types . 69 4.3.5 Functional Units . 70 Contents ix 4.4 Instruction-set Grammar . 70 4.4.1 Breaking Down the Instruction Set: AND Rules and OR Rules . 72 4.4.2 The Grammar Attributes . 73 4.4.3 Synthesized Attributes . 73 4.4.4 Action Attribute . 74 4.4.5 Image Attribute . 77 4.4.6 Syntax Attribute . 78 4.4.7 Mode Rules and Value Attributes . 78 4.4.8 Inherited Attributes . 80 4.5 Pipeline Hazards: Stalls and Bypasses . 80 4.5.1 Control Hazards . 81 4.5.2 Structural and Data Hazards . 82 4.6 The Evolution of nML . 85 4.7 A RetargetableTool Suite for ASIPs . 87 4.7.1 Chess: A Retargetable С Compiler . 87 4.7.2 Checkers: A Retargetable Instruction-set Simulator Generator . 88 4.7.3 Go: A Hardware Description Language Generator . 88 4.7.4 Risk: A Retargetable Test-program Generator . 88 4.7.5 Broad Architectural Scope . 88 4.8 Design Examples . 90 4.8.1 Portable Audio and Hearing Instruments . 90 4.8.2 Wireline Modems . 90 4.8.3 Wireless Modems . 91 4.8.4 Video Coding . 91 4.8.5 Network Processing . 91 4.9 Conclusions . 92 References . 92 CHAPTER 5 LISA: A Uniform ADL for Embedded Processor Modeling, Implementation, and Software Toolsuite Generation 95 Anupam Chattopadhyay, Heinrich Meyr, and Rainer Leupers 5.1 Language-based ASIP Modeling . 96 5.1.1 Intuitive Modeling Idea . 96 5.1.2 ISA Modeling . 96 5.1.3 Structure Modeling: Base Processor . 99 5.1.4 Levels of Abstraction in LISA . 100 5.1.5 USA-based Processor Design . 101 5.2 Automatic Software Toolsuite Generation . 102 5.2.1 Instruction-set Simulator . 103 Contents 5.2.2 The Compiler Designer. 105 5.2.3 Custom Instruction Synthesis for IiSA-based Processor Design . 108 5.2.4 Instruction Opcode Synthesis . 109 5.3 Automatic Optimized Processor Implementation . 110 5.3.1 Automatic Generation of RTL Processor Description . 110 5.3.2 Area and Timing-driven Optimizations . Ill 5.3-3 Energy-driven Optimizations . 112 53.4 Automatic Generation of JTAG Interface and Debug Mechanism . 113 5.4 Processor Verification . 113 54.1 Equivalence Check via Simulation . 114 5.4.2 Generation of Test Vectors from LISA Descriptions for Instruction-set Verification . 115 5.5 System-level Integration . 117 5.5.1 Retargetable Processor Integration . 118 5.5.2 Multiprocessor Simulation . 119 5.6 Compact Modeling of Advanced Architectures . 120 5.6.1 VLIW Architecture Modeling . 121 5.6.2 Partially Reconfigurable Processor Modeling . 122 5.7 Case Study . 123 5.7.1 ASIP Development for Retinex-like Image and Video Processing . 124 5.7.2 Retargetable Compiler Optimization for SIMD Instructions . 127 5.8 Conclusions . 130 References . 130 CHAPTER 6 EXPRESSION: An ADL for Software Toolkit Generation, Exploration, and Validation of Programmable SOC Architectures 133 Prabhat Mishra and Nikil Dutt 6.1 ExpressionADL . 134 6.1.1 Structure . 135 6.1.2 Behavior . 137 6.2 Software Toolkit Generation and Exploration . 139 6.2.1 Retargetable Compiler Generation . 140 6.2.2 Retargetable Simulator Generation . 142 6.2.3 Design Space Exploration . 144 6.3 Architecture Synthesis for Rapid Prototyping . 148 6.3.1 Synthesizable HDL Generation . 148 6.3.2 Rapid Prototyping and Exploration . 149 Contents xi 6.4 Functional Verification . 151 6.4.1 Specification Validation . 152 6.4.2 Test Generation Using Model Checking . 153 6.4.3 Implementation Validation . 156 6.5 Conclusions . 158 References . 159 CHAPTER 7 ASIP Meister 163 Yuki Kobayashi, Yoshinori Takeuchi, and Masaharu Imai 7.1 Overview of ASIP Meister. 163 7.1.1 Framework Overview . 164 7.1.2 Features . 167 7.1.3 A Short History . 168 7.1.4 ASIP Meister Usage in Academia . 168 7.2 Architecture Model . 168 7.3 ADL in ASIP Meister. 170 73.1 Overview of ADL Structure . 170 7.3.2 Specification Entry Using GUI . 171 7.3-3 Microoperation Description . 171 7.3-4 VLIW Extension . 174 7.4 Generation of HDL Description . 176 7.4.1 DFG Construction from Microoperation Description . 177 7.4.2 Pipeline Registers and Datapath Selectors Insertion . 177 7.5 Case Study . 179 7.5.1 MIPS and DLX . 179 7.5.2 M32R . 180 7.5.3 MeP . 180 7.6 Conclusion . 181 7.7 Acknowledgments . 181 References . 182 CHAPTER 8 TIE: An ADL for Designing Application-specific Instruction Set Extensions івз HimanshuA. Sanghavi and Nupur B. Andrews 8.1 Introduction . 183 8.1.1 Adapting the Processor to the Application . 183 8.1.2 Tensilica Instruction Extension Language and Compiler . 184 8.2 Design Methodology andTools . 184 8.2.1 Designing Application-specific Instructions . 184 8.2.2 Design Automation with the TIE Compiler . 186 xii Contents 8.3 Basics of TIE Language . 187 8.3.1 A basic TIE Acceleration Example . 187 8.3.2 Defining a Basic ΉΕ Instruction . 188 8.3.3 Instruction Encodings . 189 8.3.4 Instruction Datapath . 190 8.4 Adding Processor State . 192 8.4.1 Denning a State Register . 192 8.4.2 Defining a Register File . 194 8.4.3 Data Type and Compiler Support . 196 8.4.4 Data Parallelism and SIMD . 198 8.5 VLIW Machine Design . 199 8.5.1 Defining aVLIW Instruction . 200 8.5.2 Hardware Cost of VLTW .201 8.6 Language Constructs for Efficient Hardware Implementation .201 8.6.1 Sharing Hardware between Instructions .201 8.6.2 TIE Functions . 202 8.6.3 Defining Multicycle Instructions .203 8.7 Custom Data Interfaces .205 8.7.1 Import Wire and Export State . 206 8.7.2 TIEQueue .206 8.7.3 TIELookup .209 8.8 Hardware Verification .210 8.8.1 Microarchitectural Verification .211 8.9 Case Study of an Audio DSP Design .212 8.9.1 Architecture and ISA Overview .212 8.92 Implementation and Performance . 213 8.10 Conclusions . 214 References .215 CHAPTER 9 MADL—An ADL Based on a Formal and Flexible Concurrency Model 217 Wei Qin, Subramanian Rajagopalan, and Sharad Malik 9.1 Introduction . 217 9.2 Operation State Machine Model .218 92.1 Static OSM Model .219 9.2.2 Dynamic OSM Model .222 9.2.3 Scheduling of the OSM Model .224 9.3 MADL .226 9-3.1 TheAND-OR Graph: A Review .227 9.32 The Core Layer .228 9.3.3 The Annotation Layer .231 9.4 Support forTools .233 Contents xiii 9.4.1 Cycle Accurate Simulator (CAS) .233 9.4.2 Instruction Set Simulator . 235 9.4.3 Disassembler .235 9.4.4 Register Allocator .235 9.4.5 Instruction Scheduler .237 9.5 Results .239 9.6 Related Work .242 9.7 Conclusion .244 References .244 CHAPTER 10 ADL++: Object-Oriented Specification of Complicated Instruction Sets and Microarchitectures 247 Sorter Under 10.1 Flexible Architecture Simulation Toolset (FAST) . 248 10.1.1 Overview of the Toolset .248 10.2 The FAST/ADL Model .249 10.2.1 Timing of Events .251 10.2.2 Time Annotated Actions and Parallelism in the Microarchitecture .252 10.2.3 Microarchitecture Specification .253 10.2.4 ISA Specification . 257 10.2.5 Putting it Together .259 10.3 Review of Complex Instruction Set Architectures .260 10.31 Variable Length Instructions .260 10.32 Many Memory Addressing Modes .261 10.3-3 Overlapping Registers .262 10.3.4 Mixed Arguments .263 10.3-5 Assembly Language Syntax .263 10.4 Sets and Regular Expressions as Language Constructs .264 10.4.1 Registers andTheir Specification Using Sets .264 10.4.2 Regular Expressions and Addressing Modes .265 10.5 Instruction Templates and Multiple Conditional Inheritance .266 10.5.1 Inheritance with aTwist: Multiple Conditional Inheritance .267 10.5.2 Instruction Templates .267 10.6 Object-oriented Microarchitecture Specification .270 10.6.1 Artifacts as Objects .270 10.6.2 Deriving Complex Architectures From Objects .272 10.7 Epilogue .272 10.8 History of FAST and ADL++ .272 References .273 xiv Contents CHAPTER 11 Processor Design with ArchC 275 Guido Araújo, Sandro Rigo, and Rodolfo Azevedo 11.1 Overview. 275 11.2 Syntax and Semantics .276 11.3 Integration through aTLM Interface .283 11.3.1 ArchC TLM Interlaces and Protocol . 284 11.32 TLM Interrupt Port . 285 11.33 AWord on ArchC Simulators . 286 11.4 A Multicore Platform Example . 288 11.5 Conclusions .293 References . 293 CHAPTER 12 MAML: An ADL for Designing Single and Multiprocessor Architectures 295 Alexey Kupriyanov, Frank Hannig, Dmitrij Kissler, and Jürgen Teich 12.1 History of MAML .296 12.2 Description of Single Processor Architectures .298 12.2.1 Syntax . 298 12.2.2 Example of a VLIW Processor Architecture .305 12.3 Description of Multiprocessors . 306 12.3.1 RelatedWork .307 12.3.2 Description of Parallel Processing Elements .308 12.3-3 Parametric Domains as a Description Paradigm .310 12.3.4 Description of Adaptive Interconnect Topologies _313 12.35 Case Study of a Tightly Coupled Processor Arrays. 316 12.4 Approaches andTools around MAML . 317 12.4.1 Application Mapping . 318 12.4.2 Design Framework . 319 12.4.3 Interactive Visual Architecture Entry .320 12.4.4 Simulator Generation . 321 12.4.5 Architecture Synthesis for Rapid Prototyping .324 12.5 Conclusions and Future Work .324 12.6 Acknowledgments . 325 References . 325 CHAPTER 13 GNR: A Formal Language for Specification, Compilation, and Synthesis of Custom Embedded Processors 329 Bita Gorjiara, Mehrdad Reshadi, and Daniel Gajski 13.1 Introduction .329 13.2 Overview of NISC Technology .332 Contents xv 13.3 Modeling NISC Architectures and Systems . 335 13.3.1 GNR Formalism . 337 13.3.2 GNR Rules . 339 13.3.3 GNR Syntax .341 13-3-4 Basic Components .341 1335 Hierarchical Components . 342 13-3.6 Modeling an NISC Architecture .343 13.3.7 Communication Modeling .347 13.38 Generating RTL Code from GNR . 351 13.4 Experiments: Design-space Exploration Using NISC and GNR .353 13-4.1 Designing General-purpose NISCs . 353 13-4.2 Custom Datapath Design for DCT . 357 13-4.3 Communicating NISC Components . 363 13.5 Conclusion . 365 References .366 13.6 Index Terms . 367 CHAPTER 14 HMDES, ISDL, and Other Contemporary ADLs 369 Nirmalya Bandyopadhyay, Kanad Basu, and Prabhat Mishra 14.1 HMDES . З69 14.1.1 HMDES Language .369 14.1.2 Structural Overview of Machine Description .373 14.1.3 Trimaran Infrastructure .383 14.2 ISDL .384 14.2.1 ISDL Language . 385 14.2.2 ISDL-driven Methodologies .388 14.3 RADL . 390 14.4 SIM-nML .390 14.5 UDL/I .392 14.6 Flexware .392 14.7 Valen-C . 392 14.8 TDL .393 14.9 Conclusions .393 References .394 Index .395
any_adam_object	1
any_adam_object_boolean	1
building	Verbundindex
bvnumber	BV035031117
callnumber-first	T - Technology
callnumber-label	TK7895
callnumber-raw	TK7895.E42
callnumber-search	TK7895.E42
callnumber-sort	TK 47895 E42
callnumber-subject	TK - Electrical and Nuclear Engineering
classification_rvk	ST 153 ST 170
ctrlnum	(OCoLC)191898163 (DE-599)BVBBV035031117
dewey-full	004.16
dewey-hundreds	000 - Computer science, information, general works
dewey-ones	004 - Computer science
dewey-raw	004.16
dewey-search	004.16
dewey-sort	14.16
dewey-tens	000 - Computer science, information, general works
discipline	Informatik
discipline_str_mv	Informatik
format	Book
fullrecord	<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01982nam a2200493zc 4500</leader><controlfield tag="001">BV035031117</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20081215 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">080901s2008 ne a\|\|\| \|\|\|\| 00\|\|\| eng d</controlfield><datafield tag="010" ind1=" " ind2=" "><subfield code="a">2008004949</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780123742872</subfield><subfield code="c">alk. paper</subfield><subfield code="9">978-0-12-374287-2</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0123742870</subfield><subfield code="c">alk. paper</subfield><subfield code="9">0-12-374287-0</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)191898163</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV035031117</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="044" ind1=" " ind2=" "><subfield code="a">ne</subfield><subfield code="c">NL</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-703</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7895.E42</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">004.16</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 153</subfield><subfield code="0">(DE-625)143597:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 170</subfield><subfield code="0">(DE-625)143602:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Processor description languages</subfield><subfield code="b">applications and methodologies</subfield><subfield code="c">[edited by] Prabhat Mishra ...</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Amsterdam</subfield><subfield code="b">Morgan Kaufmann Publishers/Elsevier</subfield><subfield code="c">2008</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">xxviii, 403 p.</subfield><subfield code="b">ill.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">The Morgan Kaufmann series in systems on silicon</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references and index</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Embedded computer systems</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Eingebettetes System</subfield><subfield code="0">(DE-588)4396978-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Prozessor</subfield><subfield code="0">(DE-588)4176076-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Beschreibungssprache</subfield><subfield code="0">(DE-588)4131473-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Architektur</subfield><subfield code="g">Informatik</subfield><subfield code="0">(DE-588)4139374-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Eingebettetes System</subfield><subfield code="0">(DE-588)4396978-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Prozessor</subfield><subfield code="0">(DE-588)4176076-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Architektur</subfield><subfield code="g">Informatik</subfield><subfield code="0">(DE-588)4139374-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="3"><subfield code="a">Beschreibungssprache</subfield><subfield code="0">(DE-588)4131473-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Mishra, Prabhat</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="m">Digitalisierung UB Bayreuth</subfield><subfield code="q">application/pdf</subfield><subfield code="u">http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=016700103&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA</subfield><subfield code="3">Inhaltsverzeichnis</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-016700103</subfield></datafield></record></collection>
id	DE-604.BV035031117
illustrated	Illustrated
index_date	2024-07-02T21:49:50Z
indexdate	2024-07-09T21:20:37Z
institution	BVB
isbn	9780123742872 0123742870
language	English
lccn	2008004949
oai_aleph_id	oai:aleph.bib-bvb.de:BVB01-016700103
oclc_num	191898163
open_access_boolean
owner	DE-703
owner_facet	DE-703
physical	xxviii, 403 p. ill.
publishDate	2008
publishDateSearch	2008
publishDateSort	2008
publisher	Morgan Kaufmann Publishers/Elsevier
record_format	marc
series2	The Morgan Kaufmann series in systems on silicon
spelling	Processor description languages applications and methodologies [edited by] Prabhat Mishra ... Amsterdam Morgan Kaufmann Publishers/Elsevier 2008 xxviii, 403 p. ill. txt rdacontent n rdamedia nc rdacarrier The Morgan Kaufmann series in systems on silicon Includes bibliographical references and index Embedded computer systems Eingebettetes System (DE-588)4396978-1 gnd rswk-swf Prozessor (DE-588)4176076-1 gnd rswk-swf Beschreibungssprache (DE-588)4131473-6 gnd rswk-swf Architektur Informatik (DE-588)4139374-0 gnd rswk-swf Eingebettetes System (DE-588)4396978-1 s Prozessor (DE-588)4176076-1 s Architektur Informatik (DE-588)4139374-0 s Beschreibungssprache (DE-588)4131473-6 s DE-604 Mishra, Prabhat Sonstige oth Digitalisierung UB Bayreuth application/pdf http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=016700103&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA Inhaltsverzeichnis
spellingShingle	Processor description languages applications and methodologies Embedded computer systems Eingebettetes System (DE-588)4396978-1 gnd Prozessor (DE-588)4176076-1 gnd Beschreibungssprache (DE-588)4131473-6 gnd Architektur Informatik (DE-588)4139374-0 gnd
subject_GND	(DE-588)4396978-1 (DE-588)4176076-1 (DE-588)4131473-6 (DE-588)4139374-0
title	Processor description languages applications and methodologies
title_auth	Processor description languages applications and methodologies
title_exact_search	Processor description languages applications and methodologies
title_exact_search_txtP	Processor description languages applications and methodologies
title_full	Processor description languages applications and methodologies [edited by] Prabhat Mishra ...
title_fullStr	Processor description languages applications and methodologies [edited by] Prabhat Mishra ...
title_full_unstemmed	Processor description languages applications and methodologies [edited by] Prabhat Mishra ...
title_short	Processor description languages
title_sort	processor description languages applications and methodologies
title_sub	applications and methodologies
topic	Embedded computer systems Eingebettetes System (DE-588)4396978-1 gnd Prozessor (DE-588)4176076-1 gnd Beschreibungssprache (DE-588)4131473-6 gnd Architektur Informatik (DE-588)4139374-0 gnd
topic_facet	Embedded computer systems Eingebettetes System Prozessor Beschreibungssprache Architektur Informatik
url	http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=016700103&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA
work_keys_str_mv	AT mishraprabhat processordescriptionlanguagesapplicationsandmethodologies

Verfügbarkeit

Es ist kein Print-Exemplar vorhanden.

Fernleihe Bestellen Achtung: Nicht im THWS-Bestand! Inhaltsverzeichnis

MARC

Datensatz im Suchindex

Es ist kein Print-Exemplar vorhanden.

Ähnliche Einträge