Clock scheduling and clocktree construction for high performance asics:
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Bonn
Forschungsinst. für Diskrete Mathematik
[2003]
|
| Schriftenreihe: | Report
03928 |
| Beschreibung: | 8 S. graph. Darst. |
Internformat
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV025563558 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | t | ||
| 008 | 100417s2003 d||| |||| 00||| eng d | ||
| 016 | 7 | |a 969595077 |2 DE-101 | |
| 035 | |a (OCoLC)633277454 | ||
| 035 | |a (DE-599)BVBBV025563558 | ||
| 040 | |a DE-604 |b ger |e rakwb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-11 | ||
| 100 | 1 | |a Held, Stephan |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Clock scheduling and clocktree construction for high performance asics |c Stephan Held ... |
| 264 | 1 | |a Bonn |b Forschungsinst. für Diskrete Mathematik |c [2003] | |
| 300 | |a 8 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Report |v 03928 | |
| 810 | 2 | |a Report |p Forschungsinstitut für Diskrete Mathematik <Bonn> |v 03928 |w (DE-604)BV025500002 |9 03928 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-020162715 | ||
Datensatz im Suchindex
| _version_ | 1804142740248723456 |
|---|---|
| any_adam_object | |
| author | Held, Stephan |
| author_facet | Held, Stephan |
| author_role | aut |
| author_sort | Held, Stephan |
| author_variant | s h sh |
| building | Verbundindex |
| bvnumber | BV025563558 |
| ctrlnum | (OCoLC)633277454 (DE-599)BVBBV025563558 |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>00891nam a2200277 cb4500</leader><controlfield tag="001">BV025563558</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">100417s2003 d||| |||| 00||| eng d</controlfield><datafield tag="016" ind1="7" ind2=" "><subfield code="a">969595077</subfield><subfield code="2">DE-101</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)633277454</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV025563558</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-11</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Held, Stephan</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Clock scheduling and clocktree construction for high performance asics</subfield><subfield code="c">Stephan Held ...</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Bonn</subfield><subfield code="b">Forschungsinst. für Diskrete Mathematik</subfield><subfield code="c">[2003]</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">8 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Report</subfield><subfield code="v">03928</subfield></datafield><datafield tag="810" ind1="2" ind2=" "><subfield code="a">Report </subfield><subfield code="p">Forschungsinstitut für Diskrete Mathematik <Bonn></subfield><subfield code="v">03928</subfield><subfield code="w">(DE-604)BV025500002</subfield><subfield code="9">03928</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-020162715</subfield></datafield></record></collection> |
| id | DE-604.BV025563558 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T22:36:34Z |
| institution | BVB |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-020162715 |
| oclc_num | 633277454 |
| open_access_boolean | |
| owner | DE-11 |
| owner_facet | DE-11 |
| physical | 8 S. graph. Darst. |
| publishDate | 2003 |
| publishDateSearch | 2003 |
| publishDateSort | 2003 |
| publisher | Forschungsinst. für Diskrete Mathematik |
| record_format | marc |
| series2 | Report |
| spelling | Held, Stephan Verfasser aut Clock scheduling and clocktree construction for high performance asics Stephan Held ... Bonn Forschungsinst. für Diskrete Mathematik [2003] 8 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Report 03928 Report Forschungsinstitut für Diskrete Mathematik <Bonn> 03928 (DE-604)BV025500002 03928 |
| spellingShingle | Held, Stephan Clock scheduling and clocktree construction for high performance asics |
| title | Clock scheduling and clocktree construction for high performance asics |
| title_auth | Clock scheduling and clocktree construction for high performance asics |
| title_exact_search | Clock scheduling and clocktree construction for high performance asics |
| title_full | Clock scheduling and clocktree construction for high performance asics Stephan Held ... |
| title_fullStr | Clock scheduling and clocktree construction for high performance asics Stephan Held ... |
| title_full_unstemmed | Clock scheduling and clocktree construction for high performance asics Stephan Held ... |
| title_short | Clock scheduling and clocktree construction for high performance asics |
| title_sort | clock scheduling and clocktree construction for high performance asics |
| volume_link | (DE-604)BV025500002 |
| work_keys_str_mv | AT heldstephan clockschedulingandclocktreeconstructionforhighperformanceasics |