Computer methods for circuit analysis and design:
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Buch |
Sprache: | English |
Veröffentlicht: |
New York
van Nostrand Reinhold
1995
|
Ausgabe: | 2. ed. |
Schlagworte: | |
Beschreibung: | XIV, 712 S. |
ISBN: | 0442011946 |
Internformat
MARC
LEADER | 00000nam a2200000 c 4500 | ||
---|---|---|---|
001 | BV024977471 | ||
003 | DE-604 | ||
005 | 00000000000000.0 | ||
007 | t | ||
008 | 100417s1995 |||| 00||| eng d | ||
020 | |a 0442011946 |9 0-442-01194-6 | ||
035 | |a (OCoLC)246898714 | ||
035 | |a (DE-599)BVBBV024977471 | ||
040 | |a DE-604 |b ger |e rakwb | ||
041 | 0 | |a eng | |
049 | |a DE-11 | ||
084 | |a ST 195 |0 (DE-625)143608: |2 rvk | ||
100 | 1 | |a Vlach, Jiří |e Verfasser |4 aut | |
245 | 1 | 0 | |a Computer methods for circuit analysis and design |c Jiři Vlach; Kishore Singhal |
250 | |a 2. ed. | ||
264 | 1 | |a New York |b van Nostrand Reinhold |c 1995 | |
300 | |a XIV, 712 S. | ||
336 | |b txt |2 rdacontent | ||
337 | |b n |2 rdamedia | ||
338 | |b nc |2 rdacarrier | ||
650 | 0 | 7 | |a Netzwerktheorie |0 (DE-588)4171531-7 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a CAD |0 (DE-588)4069794-0 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Analyse |0 (DE-588)4122795-5 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Elektrisches Netzwerk |0 (DE-588)4014214-0 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Netzwerksynthese |0 (DE-588)4115365-0 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Netzwerkanalyse |0 (DE-588)4075298-7 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Computerunterstütztes Verfahren |0 (DE-588)4139030-1 |2 gnd |9 rswk-swf |
689 | 0 | 0 | |a Netzwerkanalyse |0 (DE-588)4075298-7 |D s |
689 | 0 | |5 DE-604 | |
689 | 1 | 0 | |a Elektrisches Netzwerk |0 (DE-588)4014214-0 |D s |
689 | 1 | 1 | |a Analyse |0 (DE-588)4122795-5 |D s |
689 | 1 | 2 | |a Computerunterstütztes Verfahren |0 (DE-588)4139030-1 |D s |
689 | 1 | |8 1\p |5 DE-604 | |
689 | 2 | 0 | |a Elektrisches Netzwerk |0 (DE-588)4014214-0 |D s |
689 | 2 | 1 | |a CAD |0 (DE-588)4069794-0 |D s |
689 | 2 | |8 2\p |5 DE-604 | |
689 | 3 | 0 | |a Netzwerktheorie |0 (DE-588)4171531-7 |D s |
689 | 3 | 1 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |D s |
689 | 3 | |8 3\p |5 DE-604 | |
689 | 4 | 0 | |a Netzwerksynthese |0 (DE-588)4115365-0 |D s |
689 | 4 | |8 4\p |5 DE-604 | |
700 | 1 | |a Singhal, Kishore |e Verfasser |4 aut | |
999 | |a oai:aleph.bib-bvb.de:BVB01-019644679 | ||
883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
883 | 1 | |8 2\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
883 | 1 | |8 3\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
883 | 1 | |8 4\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk |
Datensatz im Suchindex
_version_ | 1804142007559389184 |
---|---|
any_adam_object | |
author | Vlach, Jiří Singhal, Kishore |
author_facet | Vlach, Jiří Singhal, Kishore |
author_role | aut aut |
author_sort | Vlach, Jiří |
author_variant | j v jv k s ks |
building | Verbundindex |
bvnumber | BV024977471 |
classification_rvk | ST 195 |
ctrlnum | (OCoLC)246898714 (DE-599)BVBBV024977471 |
discipline | Informatik |
edition | 2. ed. |
format | Book |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02351nam a2200601 c 4500</leader><controlfield tag="001">BV024977471</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">100417s1995 |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0442011946</subfield><subfield code="9">0-442-01194-6</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)246898714</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV024977471</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-11</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 195</subfield><subfield code="0">(DE-625)143608:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Vlach, Jiří</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Computer methods for circuit analysis and design</subfield><subfield code="c">Jiři Vlach; Kishore Singhal</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">2. ed.</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">New York</subfield><subfield code="b">van Nostrand Reinhold</subfield><subfield code="c">1995</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XIV, 712 S.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Netzwerktheorie</subfield><subfield code="0">(DE-588)4171531-7</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">CAD</subfield><subfield code="0">(DE-588)4069794-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Analyse</subfield><subfield code="0">(DE-588)4122795-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Elektrisches Netzwerk</subfield><subfield code="0">(DE-588)4014214-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Netzwerksynthese</subfield><subfield code="0">(DE-588)4115365-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Netzwerkanalyse</subfield><subfield code="0">(DE-588)4075298-7</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Computerunterstütztes Verfahren</subfield><subfield code="0">(DE-588)4139030-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Netzwerkanalyse</subfield><subfield code="0">(DE-588)4075298-7</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Elektrisches Netzwerk</subfield><subfield code="0">(DE-588)4014214-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">Analyse</subfield><subfield code="0">(DE-588)4122795-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="2"><subfield code="a">Computerunterstütztes Verfahren</subfield><subfield code="0">(DE-588)4139030-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="2" ind2="0"><subfield code="a">Elektrisches Netzwerk</subfield><subfield code="0">(DE-588)4014214-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="2" ind2="1"><subfield code="a">CAD</subfield><subfield code="0">(DE-588)4069794-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="2" ind2=" "><subfield code="8">2\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="3" ind2="0"><subfield code="a">Netzwerktheorie</subfield><subfield code="0">(DE-588)4171531-7</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="3" ind2="1"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="3" ind2=" "><subfield code="8">3\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="4" ind2="0"><subfield code="a">Netzwerksynthese</subfield><subfield code="0">(DE-588)4115365-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="4" ind2=" "><subfield code="8">4\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Singhal, Kishore</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-019644679</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">3\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">4\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield></record></collection> |
id | DE-604.BV024977471 |
illustrated | Not Illustrated |
indexdate | 2024-07-09T22:24:55Z |
institution | BVB |
isbn | 0442011946 |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-019644679 |
oclc_num | 246898714 |
open_access_boolean | |
owner | DE-11 |
owner_facet | DE-11 |
physical | XIV, 712 S. |
publishDate | 1995 |
publishDateSearch | 1995 |
publishDateSort | 1995 |
publisher | van Nostrand Reinhold |
record_format | marc |
spelling | Vlach, Jiří Verfasser aut Computer methods for circuit analysis and design Jiři Vlach; Kishore Singhal 2. ed. New York van Nostrand Reinhold 1995 XIV, 712 S. txt rdacontent n rdamedia nc rdacarrier Netzwerktheorie (DE-588)4171531-7 gnd rswk-swf Schaltungsentwurf (DE-588)4179389-4 gnd rswk-swf CAD (DE-588)4069794-0 gnd rswk-swf Analyse (DE-588)4122795-5 gnd rswk-swf Elektrisches Netzwerk (DE-588)4014214-0 gnd rswk-swf Netzwerksynthese (DE-588)4115365-0 gnd rswk-swf Netzwerkanalyse (DE-588)4075298-7 gnd rswk-swf Computerunterstütztes Verfahren (DE-588)4139030-1 gnd rswk-swf Netzwerkanalyse (DE-588)4075298-7 s DE-604 Elektrisches Netzwerk (DE-588)4014214-0 s Analyse (DE-588)4122795-5 s Computerunterstütztes Verfahren (DE-588)4139030-1 s 1\p DE-604 CAD (DE-588)4069794-0 s 2\p DE-604 Netzwerktheorie (DE-588)4171531-7 s Schaltungsentwurf (DE-588)4179389-4 s 3\p DE-604 Netzwerksynthese (DE-588)4115365-0 s 4\p DE-604 Singhal, Kishore Verfasser aut 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 2\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 3\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 4\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
spellingShingle | Vlach, Jiří Singhal, Kishore Computer methods for circuit analysis and design Netzwerktheorie (DE-588)4171531-7 gnd Schaltungsentwurf (DE-588)4179389-4 gnd CAD (DE-588)4069794-0 gnd Analyse (DE-588)4122795-5 gnd Elektrisches Netzwerk (DE-588)4014214-0 gnd Netzwerksynthese (DE-588)4115365-0 gnd Netzwerkanalyse (DE-588)4075298-7 gnd Computerunterstütztes Verfahren (DE-588)4139030-1 gnd |
subject_GND | (DE-588)4171531-7 (DE-588)4179389-4 (DE-588)4069794-0 (DE-588)4122795-5 (DE-588)4014214-0 (DE-588)4115365-0 (DE-588)4075298-7 (DE-588)4139030-1 |
title | Computer methods for circuit analysis and design |
title_auth | Computer methods for circuit analysis and design |
title_exact_search | Computer methods for circuit analysis and design |
title_full | Computer methods for circuit analysis and design Jiři Vlach; Kishore Singhal |
title_fullStr | Computer methods for circuit analysis and design Jiři Vlach; Kishore Singhal |
title_full_unstemmed | Computer methods for circuit analysis and design Jiři Vlach; Kishore Singhal |
title_short | Computer methods for circuit analysis and design |
title_sort | computer methods for circuit analysis and design |
topic | Netzwerktheorie (DE-588)4171531-7 gnd Schaltungsentwurf (DE-588)4179389-4 gnd CAD (DE-588)4069794-0 gnd Analyse (DE-588)4122795-5 gnd Elektrisches Netzwerk (DE-588)4014214-0 gnd Netzwerksynthese (DE-588)4115365-0 gnd Netzwerkanalyse (DE-588)4075298-7 gnd Computerunterstütztes Verfahren (DE-588)4139030-1 gnd |
topic_facet | Netzwerktheorie Schaltungsentwurf CAD Analyse Elektrisches Netzwerk Netzwerksynthese Netzwerkanalyse Computerunterstütztes Verfahren |
work_keys_str_mv | AT vlachjiri computermethodsforcircuitanalysisanddesign AT singhalkishore computermethodsforcircuitanalysisanddesign |