Einführung in den VLSI-Entwurf:
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Buch |
| Sprache: | Undetermined |
| Veröffentlicht: |
Stuttgart
Teubner
1989
|
| Schriftenreihe: | Leifäden und Monographien der Informatik
|
| Schlagworte: | |
| Beschreibung: | 352 S. graph. Darst. |
| ISBN: | 3519022737 |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV024678553 | ||
| 003 | DE-604 | ||
| 005 | 20090910 | ||
| 007 | t | ||
| 008 | 090924s1989 d||| |||| 00||| und d | ||
| 020 | |a 3519022737 |9 3-519-02273-7 | ||
| 035 | |a (OCoLC)75100152 | ||
| 035 | |a (DE-599)BVBBV024678553 | ||
| 040 | |a DE-604 |b ger |e rakwb | ||
| 041 | |a und | ||
| 049 | |a DE-83 | ||
| 100 | 1 | |a Kolla, Reiner |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Einführung in den VLSI-Entwurf |c von Reiner Kolla ; Paul Molitor ; Hans Georg Osthof |
| 264 | 1 | |a Stuttgart |b Teubner |c 1989 | |
| 300 | |a 352 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 0 | |a Leifäden und Monographien der Informatik | |
| 650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Entwurf |0 (DE-588)4121208-3 |2 gnd |9 rswk-swf |
| 655 | 7 | |8 1\p |0 (DE-588)4151278-9 |a Einführung |2 gnd-content | |
| 689 | 0 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 0 | 1 | |a Entwurf |0 (DE-588)4121208-3 |D s |
| 689 | 0 | |8 2\p |5 DE-604 | |
| 700 | 1 | |a Molitor, Paul |d 1959- |e Verfasser |0 (DE-588)120699087 |4 aut | |
| 700 | 1 | |a Osthof, Hans G. |e Verfasser |4 aut | |
| 940 | 1 | |q TUB-nve | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-018089512 | ||
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
| 883 | 1 | |8 2\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
Datensatz im Suchindex
| _version_ | 1804140091334983680 |
|---|---|
| any_adam_object | |
| author | Kolla, Reiner Molitor, Paul 1959- Osthof, Hans G. |
| author_GND | (DE-588)120699087 |
| author_facet | Kolla, Reiner Molitor, Paul 1959- Osthof, Hans G. |
| author_role | aut aut aut |
| author_sort | Kolla, Reiner |
| author_variant | r k rk p m pm h g o hg hgo |
| building | Verbundindex |
| bvnumber | BV024678553 |
| ctrlnum | (OCoLC)75100152 (DE-599)BVBBV024678553 |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01394nam a2200397 c 4500</leader><controlfield tag="001">BV024678553</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20090910 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">090924s1989 d||| |||| 00||| und d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">3519022737</subfield><subfield code="9">3-519-02273-7</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)75100152</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV024678553</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">und</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-83</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Kolla, Reiner</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Einführung in den VLSI-Entwurf</subfield><subfield code="c">von Reiner Kolla ; Paul Molitor ; Hans Georg Osthof</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Stuttgart</subfield><subfield code="b">Teubner</subfield><subfield code="c">1989</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">352 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">Leifäden und Monographien der Informatik</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="8">1\p</subfield><subfield code="0">(DE-588)4151278-9</subfield><subfield code="a">Einführung</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">2\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Molitor, Paul</subfield><subfield code="d">1959-</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)120699087</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Osthof, Hans G.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">TUB-nve</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-018089512</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield></record></collection> |
| genre | 1\p (DE-588)4151278-9 Einführung gnd-content |
| genre_facet | Einführung |
| id | DE-604.BV024678553 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T21:54:28Z |
| institution | BVB |
| isbn | 3519022737 |
| language | Undetermined |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-018089512 |
| oclc_num | 75100152 |
| open_access_boolean | |
| owner | DE-83 |
| owner_facet | DE-83 |
| physical | 352 S. graph. Darst. |
| psigel | TUB-nve |
| publishDate | 1989 |
| publishDateSearch | 1989 |
| publishDateSort | 1989 |
| publisher | Teubner |
| record_format | marc |
| series2 | Leifäden und Monographien der Informatik |
| spelling | Kolla, Reiner Verfasser aut Einführung in den VLSI-Entwurf von Reiner Kolla ; Paul Molitor ; Hans Georg Osthof Stuttgart Teubner 1989 352 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Leifäden und Monographien der Informatik VLSI (DE-588)4117388-0 gnd rswk-swf Entwurf (DE-588)4121208-3 gnd rswk-swf 1\p (DE-588)4151278-9 Einführung gnd-content VLSI (DE-588)4117388-0 s Entwurf (DE-588)4121208-3 s 2\p DE-604 Molitor, Paul 1959- Verfasser (DE-588)120699087 aut Osthof, Hans G. Verfasser aut 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 2\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
| spellingShingle | Kolla, Reiner Molitor, Paul 1959- Osthof, Hans G. Einführung in den VLSI-Entwurf VLSI (DE-588)4117388-0 gnd Entwurf (DE-588)4121208-3 gnd |
| subject_GND | (DE-588)4117388-0 (DE-588)4121208-3 (DE-588)4151278-9 |
| title | Einführung in den VLSI-Entwurf |
| title_auth | Einführung in den VLSI-Entwurf |
| title_exact_search | Einführung in den VLSI-Entwurf |
| title_full | Einführung in den VLSI-Entwurf von Reiner Kolla ; Paul Molitor ; Hans Georg Osthof |
| title_fullStr | Einführung in den VLSI-Entwurf von Reiner Kolla ; Paul Molitor ; Hans Georg Osthof |
| title_full_unstemmed | Einführung in den VLSI-Entwurf von Reiner Kolla ; Paul Molitor ; Hans Georg Osthof |
| title_short | Einführung in den VLSI-Entwurf |
| title_sort | einfuhrung in den vlsi entwurf |
| topic | VLSI (DE-588)4117388-0 gnd Entwurf (DE-588)4121208-3 gnd |
| topic_facet | VLSI Entwurf Einführung |
| work_keys_str_mv | AT kollareiner einfuhrungindenvlsientwurf AT molitorpaul einfuhrungindenvlsientwurf AT osthofhansg einfuhrungindenvlsientwurf |