VLSI signal processing: a bit-serial approach
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | Undetermined |
| Veröffentlicht: |
Reading, Mass. <<[u.a.]>>
Addison-Wesley
1985
|
| Schriftenreihe: | The VLSI systems series
|
| Schlagworte: | |
| Beschreibung: | XV, 312 S. |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV024647646 | ||
| 003 | DE-604 | ||
| 005 | 20090910 | ||
| 007 | t | ||
| 008 | 090924s1985 |||| 00||| und d | ||
| 035 | |a (OCoLC)636765455 | ||
| 035 | |a (DE-599)BVBBV024647646 | ||
| 040 | |a DE-604 |b ger |e rakwb | ||
| 041 | |a und | ||
| 049 | |a DE-83 | ||
| 100 | 1 | |a Denyer, Peter B. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a VLSI signal processing |b a bit-serial approach |c Peter Denyer and David Renshaw |
| 264 | 1 | |a Reading, Mass. <<[u.a.]>> |b Addison-Wesley |c 1985 | |
| 300 | |a XV, 312 S. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 0 | |a The VLSI systems series | |
| 650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Signalverarbeitung |0 (DE-588)4054947-1 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Digitalschaltung |0 (DE-588)4012295-5 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 0 | 1 | |a Signalverarbeitung |0 (DE-588)4054947-1 |D s |
| 689 | 0 | |8 1\p |5 DE-604 | |
| 689 | 1 | 0 | |a Digitalschaltung |0 (DE-588)4012295-5 |D s |
| 689 | 1 | |8 2\p |5 DE-604 | |
| 700 | 1 | |a Renshaw, David |e Sonstige |4 oth | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-018059250 | ||
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
| 883 | 1 | |8 2\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
Datensatz im Suchindex
| _version_ | 1804140061897261056 |
|---|---|
| any_adam_object | |
| author | Denyer, Peter B. |
| author_facet | Denyer, Peter B. |
| author_role | aut |
| author_sort | Denyer, Peter B. |
| author_variant | p b d pb pbd |
| building | Verbundindex |
| bvnumber | BV024647646 |
| ctrlnum | (OCoLC)636765455 (DE-599)BVBBV024647646 |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01352nam a2200385 c 4500</leader><controlfield tag="001">BV024647646</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20090910 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">090924s1985 |||| 00||| und d</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)636765455</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV024647646</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">und</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-83</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Denyer, Peter B.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">VLSI signal processing</subfield><subfield code="b">a bit-serial approach</subfield><subfield code="c">Peter Denyer and David Renshaw</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Reading, Mass. <<[u.a.]>></subfield><subfield code="b">Addison-Wesley</subfield><subfield code="c">1985</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XV, 312 S.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">The VLSI systems series</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Signalverarbeitung</subfield><subfield code="0">(DE-588)4054947-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Digitalschaltung</subfield><subfield code="0">(DE-588)4012295-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Signalverarbeitung</subfield><subfield code="0">(DE-588)4054947-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Digitalschaltung</subfield><subfield code="0">(DE-588)4012295-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Renshaw, David</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-018059250</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield></record></collection> |
| id | DE-604.BV024647646 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-09T21:54:00Z |
| institution | BVB |
| language | Undetermined |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-018059250 |
| oclc_num | 636765455 |
| open_access_boolean | |
| owner | DE-83 |
| owner_facet | DE-83 |
| physical | XV, 312 S. |
| publishDate | 1985 |
| publishDateSearch | 1985 |
| publishDateSort | 1985 |
| publisher | Addison-Wesley |
| record_format | marc |
| series2 | The VLSI systems series |
| spelling | Denyer, Peter B. Verfasser aut VLSI signal processing a bit-serial approach Peter Denyer and David Renshaw Reading, Mass. <<[u.a.]>> Addison-Wesley 1985 XV, 312 S. txt rdacontent n rdamedia nc rdacarrier The VLSI systems series VLSI (DE-588)4117388-0 gnd rswk-swf Signalverarbeitung (DE-588)4054947-1 gnd rswk-swf Digitalschaltung (DE-588)4012295-5 gnd rswk-swf VLSI (DE-588)4117388-0 s Signalverarbeitung (DE-588)4054947-1 s 1\p DE-604 Digitalschaltung (DE-588)4012295-5 s 2\p DE-604 Renshaw, David Sonstige oth 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 2\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
| spellingShingle | Denyer, Peter B. VLSI signal processing a bit-serial approach VLSI (DE-588)4117388-0 gnd Signalverarbeitung (DE-588)4054947-1 gnd Digitalschaltung (DE-588)4012295-5 gnd |
| subject_GND | (DE-588)4117388-0 (DE-588)4054947-1 (DE-588)4012295-5 |
| title | VLSI signal processing a bit-serial approach |
| title_auth | VLSI signal processing a bit-serial approach |
| title_exact_search | VLSI signal processing a bit-serial approach |
| title_full | VLSI signal processing a bit-serial approach Peter Denyer and David Renshaw |
| title_fullStr | VLSI signal processing a bit-serial approach Peter Denyer and David Renshaw |
| title_full_unstemmed | VLSI signal processing a bit-serial approach Peter Denyer and David Renshaw |
| title_short | VLSI signal processing |
| title_sort | vlsi signal processing a bit serial approach |
| title_sub | a bit-serial approach |
| topic | VLSI (DE-588)4117388-0 gnd Signalverarbeitung (DE-588)4054947-1 gnd Digitalschaltung (DE-588)4012295-5 gnd |
| topic_facet | VLSI Signalverarbeitung Digitalschaltung |
| work_keys_str_mv | AT denyerpeterb vlsisignalprocessingabitserialapproach AT renshawdavid vlsisignalprocessingabitserialapproach |