Methoden zur flächenminimierenden Hardware-Synthese:
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Abschlussarbeit Buch |
Sprache: | Undetermined |
Veröffentlicht: |
1991 [erschienen] 1992
|
Schlagworte: | |
Beschreibung: | 102 S. graph. Darst. |
Internformat
MARC
LEADER | 00000nam a2200000 c 4500 | ||
---|---|---|---|
001 | BV024377557 | ||
003 | DE-604 | ||
005 | 20090910 | ||
007 | t | ||
008 | 921123s1992 d||| m||| 00||| und d | ||
015 | |a 92,H09,0443 |2 dnb | ||
035 | |a (OCoLC)916359028 | ||
035 | |a (DE-599)BVBBV024377557 | ||
040 | |a DE-604 |b ger |e rakwb | ||
041 | |a und | ||
049 | |a DE-83 | ||
100 | 1 | |a Ewering, Christian |e Verfasser |4 aut | |
245 | 1 | 0 | |a Methoden zur flächenminimierenden Hardware-Synthese |c von Christian Ewering |
264 | 1 | |c 1991 [erschienen] 1992 | |
300 | |a 102 S. |b graph. Darst. | ||
336 | |b txt |2 rdacontent | ||
337 | |b n |2 rdamedia | ||
338 | |b nc |2 rdacarrier | ||
502 | |a Paderborn, Univ., Diss., 1992 | ||
650 | 0 | 7 | |a Computerarchitektur |0 (DE-588)4048717-9 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Integrierte Schaltung |0 (DE-588)4027242-4 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Register-Transfer-Ebene |0 (DE-588)4215789-4 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Entwurf |0 (DE-588)4121208-3 |2 gnd |9 rswk-swf |
655 | 7 | |0 (DE-588)4113937-9 |a Hochschulschrift |2 gnd-content | |
689 | 0 | 0 | |a Integrierte Schaltung |0 (DE-588)4027242-4 |D s |
689 | 0 | 1 | |a Entwurf |0 (DE-588)4121208-3 |D s |
689 | 0 | 2 | |a Register-Transfer-Ebene |0 (DE-588)4215789-4 |D s |
689 | 0 | |5 DE-604 | |
689 | 1 | 0 | |a Computerarchitektur |0 (DE-588)4048717-9 |D s |
689 | 1 | 1 | |a Integrierte Schaltung |0 (DE-588)4027242-4 |D s |
689 | 1 | 2 | |a Entwurf |0 (DE-588)4121208-3 |D s |
689 | 1 | |5 DE-604 | |
999 | |a oai:aleph.bib-bvb.de:BVB01-018357623 |
Datensatz im Suchindex
_version_ | 1804140335503245312 |
---|---|
any_adam_object | |
author | Ewering, Christian |
author_facet | Ewering, Christian |
author_role | aut |
author_sort | Ewering, Christian |
author_variant | c e ce |
building | Verbundindex |
bvnumber | BV024377557 |
ctrlnum | (OCoLC)916359028 (DE-599)BVBBV024377557 |
format | Thesis Book |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01474nam a2200421 c 4500</leader><controlfield tag="001">BV024377557</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20090910 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">921123s1992 d||| m||| 00||| und d</controlfield><datafield tag="015" ind1=" " ind2=" "><subfield code="a">92,H09,0443</subfield><subfield code="2">dnb</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)916359028</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV024377557</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">und</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-83</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Ewering, Christian</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Methoden zur flächenminimierenden Hardware-Synthese</subfield><subfield code="c">von Christian Ewering</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">1991 [erschienen] 1992</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">102 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="502" ind1=" " ind2=" "><subfield code="a">Paderborn, Univ., Diss., 1992</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Computerarchitektur</subfield><subfield code="0">(DE-588)4048717-9</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Integrierte Schaltung</subfield><subfield code="0">(DE-588)4027242-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Register-Transfer-Ebene</subfield><subfield code="0">(DE-588)4215789-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="0">(DE-588)4113937-9</subfield><subfield code="a">Hochschulschrift</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Integrierte Schaltung</subfield><subfield code="0">(DE-588)4027242-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Register-Transfer-Ebene</subfield><subfield code="0">(DE-588)4215789-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Computerarchitektur</subfield><subfield code="0">(DE-588)4048717-9</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">Integrierte Schaltung</subfield><subfield code="0">(DE-588)4027242-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="2"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-018357623</subfield></datafield></record></collection> |
genre | (DE-588)4113937-9 Hochschulschrift gnd-content |
genre_facet | Hochschulschrift |
id | DE-604.BV024377557 |
illustrated | Illustrated |
indexdate | 2024-07-09T21:58:21Z |
institution | BVB |
language | Undetermined |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-018357623 |
oclc_num | 916359028 |
open_access_boolean | |
owner | DE-83 |
owner_facet | DE-83 |
physical | 102 S. graph. Darst. |
publishDate | 1991 |
publishDateSearch | 1992 |
publishDateSort | 1992 |
record_format | marc |
spelling | Ewering, Christian Verfasser aut Methoden zur flächenminimierenden Hardware-Synthese von Christian Ewering 1991 [erschienen] 1992 102 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Paderborn, Univ., Diss., 1992 Computerarchitektur (DE-588)4048717-9 gnd rswk-swf Integrierte Schaltung (DE-588)4027242-4 gnd rswk-swf Register-Transfer-Ebene (DE-588)4215789-4 gnd rswk-swf Entwurf (DE-588)4121208-3 gnd rswk-swf (DE-588)4113937-9 Hochschulschrift gnd-content Integrierte Schaltung (DE-588)4027242-4 s Entwurf (DE-588)4121208-3 s Register-Transfer-Ebene (DE-588)4215789-4 s DE-604 Computerarchitektur (DE-588)4048717-9 s |
spellingShingle | Ewering, Christian Methoden zur flächenminimierenden Hardware-Synthese Computerarchitektur (DE-588)4048717-9 gnd Integrierte Schaltung (DE-588)4027242-4 gnd Register-Transfer-Ebene (DE-588)4215789-4 gnd Entwurf (DE-588)4121208-3 gnd |
subject_GND | (DE-588)4048717-9 (DE-588)4027242-4 (DE-588)4215789-4 (DE-588)4121208-3 (DE-588)4113937-9 |
title | Methoden zur flächenminimierenden Hardware-Synthese |
title_auth | Methoden zur flächenminimierenden Hardware-Synthese |
title_exact_search | Methoden zur flächenminimierenden Hardware-Synthese |
title_full | Methoden zur flächenminimierenden Hardware-Synthese von Christian Ewering |
title_fullStr | Methoden zur flächenminimierenden Hardware-Synthese von Christian Ewering |
title_full_unstemmed | Methoden zur flächenminimierenden Hardware-Synthese von Christian Ewering |
title_short | Methoden zur flächenminimierenden Hardware-Synthese |
title_sort | methoden zur flachenminimierenden hardware synthese |
topic | Computerarchitektur (DE-588)4048717-9 gnd Integrierte Schaltung (DE-588)4027242-4 gnd Register-Transfer-Ebene (DE-588)4215789-4 gnd Entwurf (DE-588)4121208-3 gnd |
topic_facet | Computerarchitektur Integrierte Schaltung Register-Transfer-Ebene Entwurf Hochschulschrift |
work_keys_str_mv | AT eweringchristian methodenzurflachenminimierendenhardwaresynthese |