Design recipes for FPGAs:
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Amsterdam [u.a.]
Elsevier, Newnes
2007
|
| Schriftenreihe: | Embedded technology series
|
| Schlagworte: | |
| Beschreibung: | Includes bibliographical references and index |
| Beschreibung: | XXII, 289 S. Ill., graph. Darst. 25 cm 1 CD-ROM |
| ISBN: | 0750668458 9780750668453 |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV023358746 | ||
| 003 | DE-604 | ||
| 005 | 20090903 | ||
| 007 | t | ||
| 008 | 080623s2007 ad|| |||| 00||| eng d | ||
| 020 | |a 0750668458 |c (pbk) : £35.00 |9 0-7506-6845-8 | ||
| 020 | |a 9780750668453 |c (pbk) : £35.00 |9 978-0-7506-6845-3 | ||
| 035 | |a (OCoLC)85829383 | ||
| 035 | |a (DE-599)BVBBV023358746 | ||
| 040 | |a DE-604 |b ger |e aacr | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-858 |a DE-634 | ||
| 050 | 0 | |a TK7895.G36 | |
| 082 | 0 | |a 621.395 |2 22 | |
| 100 | 1 | |a Wilson, Peter R. |e Verfasser |0 (DE-588)139125167 |4 aut | |
| 245 | 1 | 0 | |a Design recipes for FPGAs |c Peter R. Wilson |
| 264 | 1 | |a Amsterdam [u.a.] |b Elsevier, Newnes |c 2007 | |
| 300 | |a XXII, 289 S. |b Ill., graph. Darst. |c 25 cm |e 1 CD-ROM | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 0 | |a Embedded technology series | |
| 500 | |a Includes bibliographical references and index | ||
| 650 | 4 | |a Field programmable gate arrays |x Design and construction | |
| 650 | 0 | 7 | |a Field programmable gate array |0 (DE-588)4347749-5 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a VHDL |0 (DE-588)4254792-1 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a VERILOG |0 (DE-588)4268385-3 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Field programmable gate array |0 (DE-588)4347749-5 |D s |
| 689 | 0 | 1 | |a VERILOG |0 (DE-588)4268385-3 |D s |
| 689 | 0 | 2 | |a VHDL |0 (DE-588)4254792-1 |D s |
| 689 | 0 | |8 1\p |5 DE-604 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-016542238 | ||
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
Datensatz im Suchindex
| _version_ | 1804137720441733120 |
|---|---|
| adam_txt | |
| any_adam_object | |
| any_adam_object_boolean | |
| author | Wilson, Peter R. |
| author_GND | (DE-588)139125167 |
| author_facet | Wilson, Peter R. |
| author_role | aut |
| author_sort | Wilson, Peter R. |
| author_variant | p r w pr prw |
| building | Verbundindex |
| bvnumber | BV023358746 |
| callnumber-first | T - Technology |
| callnumber-label | TK7895 |
| callnumber-raw | TK7895.G36 |
| callnumber-search | TK7895.G36 |
| callnumber-sort | TK 47895 G36 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| ctrlnum | (OCoLC)85829383 (DE-599)BVBBV023358746 |
| dewey-full | 621.395 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.395 |
| dewey-search | 621.395 |
| dewey-sort | 3621.395 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| discipline_str_mv | Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01536nam a2200421 c 4500</leader><controlfield tag="001">BV023358746</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20090903 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">080623s2007 ad|| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0750668458</subfield><subfield code="c">(pbk) : £35.00</subfield><subfield code="9">0-7506-6845-8</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780750668453</subfield><subfield code="c">(pbk) : £35.00</subfield><subfield code="9">978-0-7506-6845-3</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)85829383</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV023358746</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-858</subfield><subfield code="a">DE-634</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7895.G36</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.395</subfield><subfield code="2">22</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Wilson, Peter R.</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)139125167</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Design recipes for FPGAs</subfield><subfield code="c">Peter R. Wilson</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Amsterdam [u.a.]</subfield><subfield code="b">Elsevier, Newnes</subfield><subfield code="c">2007</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XXII, 289 S.</subfield><subfield code="b">Ill., graph. Darst.</subfield><subfield code="c">25 cm</subfield><subfield code="e">1 CD-ROM</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">Embedded technology series</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references and index</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Field programmable gate arrays</subfield><subfield code="x">Design and construction</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Field programmable gate array</subfield><subfield code="0">(DE-588)4347749-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VHDL</subfield><subfield code="0">(DE-588)4254792-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Field programmable gate array</subfield><subfield code="0">(DE-588)4347749-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">VHDL</subfield><subfield code="0">(DE-588)4254792-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-016542238</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield></record></collection> |
| id | DE-604.BV023358746 |
| illustrated | Illustrated |
| index_date | 2024-07-02T21:08:19Z |
| indexdate | 2024-07-09T21:16:47Z |
| institution | BVB |
| isbn | 0750668458 9780750668453 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-016542238 |
| oclc_num | 85829383 |
| open_access_boolean | |
| owner | DE-858 DE-634 |
| owner_facet | DE-858 DE-634 |
| physical | XXII, 289 S. Ill., graph. Darst. 25 cm 1 CD-ROM |
| publishDate | 2007 |
| publishDateSearch | 2007 |
| publishDateSort | 2007 |
| publisher | Elsevier, Newnes |
| record_format | marc |
| series2 | Embedded technology series |
| spelling | Wilson, Peter R. Verfasser (DE-588)139125167 aut Design recipes for FPGAs Peter R. Wilson Amsterdam [u.a.] Elsevier, Newnes 2007 XXII, 289 S. Ill., graph. Darst. 25 cm 1 CD-ROM txt rdacontent n rdamedia nc rdacarrier Embedded technology series Includes bibliographical references and index Field programmable gate arrays Design and construction Field programmable gate array (DE-588)4347749-5 gnd rswk-swf VHDL (DE-588)4254792-1 gnd rswk-swf VERILOG (DE-588)4268385-3 gnd rswk-swf Field programmable gate array (DE-588)4347749-5 s VERILOG (DE-588)4268385-3 s VHDL (DE-588)4254792-1 s 1\p DE-604 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
| spellingShingle | Wilson, Peter R. Design recipes for FPGAs Field programmable gate arrays Design and construction Field programmable gate array (DE-588)4347749-5 gnd VHDL (DE-588)4254792-1 gnd VERILOG (DE-588)4268385-3 gnd |
| subject_GND | (DE-588)4347749-5 (DE-588)4254792-1 (DE-588)4268385-3 |
| title | Design recipes for FPGAs |
| title_auth | Design recipes for FPGAs |
| title_exact_search | Design recipes for FPGAs |
| title_exact_search_txtP | Design recipes for FPGAs |
| title_full | Design recipes for FPGAs Peter R. Wilson |
| title_fullStr | Design recipes for FPGAs Peter R. Wilson |
| title_full_unstemmed | Design recipes for FPGAs Peter R. Wilson |
| title_short | Design recipes for FPGAs |
| title_sort | design recipes for fpgas |
| topic | Field programmable gate arrays Design and construction Field programmable gate array (DE-588)4347749-5 gnd VHDL (DE-588)4254792-1 gnd VERILOG (DE-588)4268385-3 gnd |
| topic_facet | Field programmable gate arrays Design and construction Field programmable gate array VHDL VERILOG |
| work_keys_str_mv | AT wilsonpeterr designrecipesforfpgas |