Verilog HDL: digital design and modeling
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Boca Raton, Fla. [u.a.]
CRC Press
2007
|
| Schlagworte: | |
| Online-Zugang: | Publisher description |
| Beschreibung: | Includes bibliographical references and index |
| Beschreibung: | XVIII, 900 S. Ill., graph. Darst. |
| ISBN: | 1420051547 9781420051544 |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV023337581 | ||
| 003 | DE-604 | ||
| 005 | 20101027 | ||
| 007 | t | ||
| 008 | 080610s2007 ad|| |||| 00||| eng d | ||
| 020 | |a 1420051547 |c cased : £44.99 |9 1-420-05154-7 | ||
| 020 | |a 9781420051544 |c cased : £44.99 |9 978-1-420-05154-4 | ||
| 035 | |a (OCoLC)633674193 | ||
| 035 | |a (DE-599)GBV521602580 | ||
| 040 | |a DE-604 |b ger |e aacr | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-898 |a DE-83 | ||
| 084 | |a ST 250 |0 (DE-625)143626: |2 rvk | ||
| 084 | |a ZN 4904 |0 (DE-625)157419: |2 rvk | ||
| 084 | |a ZN 5600 |0 (DE-625)157468: |2 rvk | ||
| 100 | 1 | |a Cavanagh, Joseph J. F. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Verilog HDL |b digital design and modeling |c Joseph Cavanagh |
| 264 | 1 | |a Boca Raton, Fla. [u.a.] |b CRC Press |c 2007 | |
| 300 | |a XVIII, 900 S. |b Ill., graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 500 | |a Includes bibliographical references and index | ||
| 650 | 0 | |a Digital electronics | |
| 650 | 0 | |a Logic circuits / Computer-aided design | |
| 650 | 0 | |a Verilog (Computer hardware description language) | |
| 650 | 4 | |a Digital electronics | |
| 650 | 4 | |a Logic circuits / Computer-aided design | |
| 650 | 4 | |a Verilog (Computer hardware description language) | |
| 650 | 0 | 7 | |a VERILOG |0 (DE-588)4268385-3 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a VERILOG |0 (DE-588)4268385-3 |D s |
| 689 | 0 | |5 DE-604 | |
| 856 | 4 | |u http://www.loc.gov/catdir/enhancements/fy0626/2006052725-d.html |z Publisher description |z lizenzfrei | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-016521420 | ||
Datensatz im Suchindex
| _version_ | 1804137688891129856 |
|---|---|
| adam_txt | |
| any_adam_object | |
| any_adam_object_boolean | |
| author | Cavanagh, Joseph J. F. |
| author_facet | Cavanagh, Joseph J. F. |
| author_role | aut |
| author_sort | Cavanagh, Joseph J. F. |
| author_variant | j j f c jjf jjfc |
| building | Verbundindex |
| bvnumber | BV023337581 |
| classification_rvk | ST 250 ZN 4904 ZN 5600 |
| ctrlnum | (OCoLC)633674193 (DE-599)GBV521602580 |
| discipline | Informatik Elektrotechnik / Elektronik / Nachrichtentechnik |
| discipline_str_mv | Informatik Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01578nam a2200433 c 4500</leader><controlfield tag="001">BV023337581</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20101027 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">080610s2007 ad|| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">1420051547</subfield><subfield code="c">cased : £44.99</subfield><subfield code="9">1-420-05154-7</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781420051544</subfield><subfield code="c">cased : £44.99</subfield><subfield code="9">978-1-420-05154-4</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)633674193</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)GBV521602580</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-898</subfield><subfield code="a">DE-83</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 250</subfield><subfield code="0">(DE-625)143626:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4904</subfield><subfield code="0">(DE-625)157419:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 5600</subfield><subfield code="0">(DE-625)157468:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Cavanagh, Joseph J. F.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Verilog HDL</subfield><subfield code="b">digital design and modeling</subfield><subfield code="c">Joseph Cavanagh</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boca Raton, Fla. [u.a.]</subfield><subfield code="b">CRC Press</subfield><subfield code="c">2007</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XVIII, 900 S.</subfield><subfield code="b">Ill., graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references and index</subfield></datafield><datafield tag="650" ind1=" " ind2="0"><subfield code="a">Digital electronics</subfield></datafield><datafield tag="650" ind1=" " ind2="0"><subfield code="a">Logic circuits / Computer-aided design</subfield></datafield><datafield tag="650" ind1=" " ind2="0"><subfield code="a">Verilog (Computer hardware description language)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Digital electronics</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic circuits / Computer-aided design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Verilog (Computer hardware description language)</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="856" ind1="4" ind2=" "><subfield code="u">http://www.loc.gov/catdir/enhancements/fy0626/2006052725-d.html</subfield><subfield code="z">Publisher description</subfield><subfield code="z">lizenzfrei</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-016521420</subfield></datafield></record></collection> |
| id | DE-604.BV023337581 |
| illustrated | Illustrated |
| index_date | 2024-07-02T21:00:18Z |
| indexdate | 2024-07-09T21:16:17Z |
| institution | BVB |
| isbn | 1420051547 9781420051544 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-016521420 |
| oclc_num | 633674193 |
| open_access_boolean | |
| owner | DE-898 DE-BY-UBR DE-83 |
| owner_facet | DE-898 DE-BY-UBR DE-83 |
| physical | XVIII, 900 S. Ill., graph. Darst. |
| publishDate | 2007 |
| publishDateSearch | 2007 |
| publishDateSort | 2007 |
| publisher | CRC Press |
| record_format | marc |
| spelling | Cavanagh, Joseph J. F. Verfasser aut Verilog HDL digital design and modeling Joseph Cavanagh Boca Raton, Fla. [u.a.] CRC Press 2007 XVIII, 900 S. Ill., graph. Darst. txt rdacontent n rdamedia nc rdacarrier Includes bibliographical references and index Digital electronics Logic circuits / Computer-aided design Verilog (Computer hardware description language) VERILOG (DE-588)4268385-3 gnd rswk-swf VERILOG (DE-588)4268385-3 s DE-604 http://www.loc.gov/catdir/enhancements/fy0626/2006052725-d.html Publisher description lizenzfrei |
| spellingShingle | Cavanagh, Joseph J. F. Verilog HDL digital design and modeling Digital electronics Logic circuits / Computer-aided design Verilog (Computer hardware description language) VERILOG (DE-588)4268385-3 gnd |
| subject_GND | (DE-588)4268385-3 |
| title | Verilog HDL digital design and modeling |
| title_auth | Verilog HDL digital design and modeling |
| title_exact_search | Verilog HDL digital design and modeling |
| title_exact_search_txtP | Verilog HDL digital design and modeling |
| title_full | Verilog HDL digital design and modeling Joseph Cavanagh |
| title_fullStr | Verilog HDL digital design and modeling Joseph Cavanagh |
| title_full_unstemmed | Verilog HDL digital design and modeling Joseph Cavanagh |
| title_short | Verilog HDL |
| title_sort | verilog hdl digital design and modeling |
| title_sub | digital design and modeling |
| topic | Digital electronics Logic circuits / Computer-aided design Verilog (Computer hardware description language) VERILOG (DE-588)4268385-3 gnd |
| topic_facet | Digital electronics Logic circuits / Computer-aided design Verilog (Computer hardware description language) VERILOG |
| url | http://www.loc.gov/catdir/enhancements/fy0626/2006052725-d.html |
| work_keys_str_mv | AT cavanaghjosephjf veriloghdldigitaldesignandmodeling |