Statistical analysis and optimization for VLSI: timing and power
Gespeichert in:
Format: | Elektronisch E-Book |
---|---|
Sprache: | English |
Veröffentlicht: |
New York, NY
Springer
2005
|
Schriftenreihe: | Series on integrated circuits and systems
|
Schlagworte: | |
Online-Zugang: | BTU01 FHR01 Volltext |
Beschreibung: | 1 Online-Ressource |
ISBN: | 0387257381 0387265287 9780387257389 9780387265285 |
DOI: | 10.1007/b137645 |
Internformat
MARC
LEADER | 00000nmm a2200000 c 4500 | ||
---|---|---|---|
001 | BV023117324 | ||
003 | DE-604 | ||
005 | 00000000000000.0 | ||
007 | cr|uuu---uuuuu | ||
008 | 080207s2005 |||| o||u| ||||||eng d | ||
020 | |a 0387257381 |9 0-387-25738-1 | ||
020 | |a 0387265287 |c Online |9 0-387-26528-7 | ||
020 | |a 9780387257389 |9 978-0-387-25738-9 | ||
020 | |a 9780387265285 |c Online |9 978-0-387-26528-5 | ||
024 | 7 | |a 10.1007/b137645 |2 doi | |
035 | |a (OCoLC)315795524 | ||
035 | |a (DE-599)GBV524978468 | ||
040 | |a DE-604 |b ger |e aacr | ||
041 | 0 | |a eng | |
049 | |a DE-898 |a DE-634 |a DE-83 | ||
245 | 1 | 0 | |a Statistical analysis and optimization for VLSI |b timing and power |c Ashish Srivastava ; Dennis Sylvester ; David Blaauw |
264 | 1 | |a New York, NY |b Springer |c 2005 | |
300 | |a 1 Online-Ressource | ||
336 | |b txt |2 rdacontent | ||
337 | |b c |2 rdamedia | ||
338 | |b cr |2 rdacarrier | ||
490 | 0 | |a Series on integrated circuits and systems | |
650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Entwurfsautomation |0 (DE-588)4312536-0 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a CAD |0 (DE-588)4069794-0 |2 gnd |9 rswk-swf |
689 | 0 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
689 | 0 | 1 | |a Entwurfsautomation |0 (DE-588)4312536-0 |D s |
689 | 0 | 2 | |a CAD |0 (DE-588)4069794-0 |D s |
689 | 0 | |8 1\p |5 DE-604 | |
700 | 1 | |a Srivastava, Ashish |e Sonstige |4 oth | |
700 | 1 | |a Sylvester, Dennis |e Sonstige |4 oth | |
700 | 1 | |a Blaauw, David |e Sonstige |4 oth | |
856 | 4 | 0 | |u https://doi.org/10.1007/b137645 |x Verlag |3 Volltext |
912 | |a ZDB-2-ENG | ||
999 | |a oai:aleph.bib-bvb.de:BVB01-016319831 | ||
883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
966 | e | |u https://doi.org/10.1007/b137645 |l BTU01 |p ZDB-2-ENG |x Verlag |3 Volltext | |
966 | e | |u https://doi.org/10.1007/b137645 |l FHR01 |p ZDB-2-ENG |x Verlag |3 Volltext |
Datensatz im Suchindex
_version_ | 1804137383502807040 |
---|---|
adam_txt | |
any_adam_object | |
any_adam_object_boolean | |
building | Verbundindex |
bvnumber | BV023117324 |
collection | ZDB-2-ENG |
ctrlnum | (OCoLC)315795524 (DE-599)GBV524978468 |
doi_str_mv | 10.1007/b137645 |
format | Electronic eBook |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01829nmm a2200481 c 4500</leader><controlfield tag="001">BV023117324</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">080207s2005 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0387257381</subfield><subfield code="9">0-387-25738-1</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0387265287</subfield><subfield code="c">Online</subfield><subfield code="9">0-387-26528-7</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780387257389</subfield><subfield code="9">978-0-387-25738-9</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780387265285</subfield><subfield code="c">Online</subfield><subfield code="9">978-0-387-26528-5</subfield></datafield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1007/b137645</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)315795524</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)GBV524978468</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-898</subfield><subfield code="a">DE-634</subfield><subfield code="a">DE-83</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Statistical analysis and optimization for VLSI</subfield><subfield code="b">timing and power</subfield><subfield code="c">Ashish Srivastava ; Dennis Sylvester ; David Blaauw</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">New York, NY</subfield><subfield code="b">Springer</subfield><subfield code="c">2005</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">Series on integrated circuits and systems</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurfsautomation</subfield><subfield code="0">(DE-588)4312536-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">CAD</subfield><subfield code="0">(DE-588)4069794-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Entwurfsautomation</subfield><subfield code="0">(DE-588)4312536-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">CAD</subfield><subfield code="0">(DE-588)4069794-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Srivastava, Ashish</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Sylvester, Dennis</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Blaauw, David</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doi.org/10.1007/b137645</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-2-ENG</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-016319831</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/b137645</subfield><subfield code="l">BTU01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/b137645</subfield><subfield code="l">FHR01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
id | DE-604.BV023117324 |
illustrated | Not Illustrated |
index_date | 2024-07-02T19:50:26Z |
indexdate | 2024-07-09T21:11:25Z |
institution | BVB |
isbn | 0387257381 0387265287 9780387257389 9780387265285 |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-016319831 |
oclc_num | 315795524 |
open_access_boolean | |
owner | DE-898 DE-BY-UBR DE-634 DE-83 |
owner_facet | DE-898 DE-BY-UBR DE-634 DE-83 |
physical | 1 Online-Ressource |
psigel | ZDB-2-ENG |
publishDate | 2005 |
publishDateSearch | 2005 |
publishDateSort | 2005 |
publisher | Springer |
record_format | marc |
series2 | Series on integrated circuits and systems |
spelling | Statistical analysis and optimization for VLSI timing and power Ashish Srivastava ; Dennis Sylvester ; David Blaauw New York, NY Springer 2005 1 Online-Ressource txt rdacontent c rdamedia cr rdacarrier Series on integrated circuits and systems VLSI (DE-588)4117388-0 gnd rswk-swf Entwurfsautomation (DE-588)4312536-0 gnd rswk-swf CAD (DE-588)4069794-0 gnd rswk-swf VLSI (DE-588)4117388-0 s Entwurfsautomation (DE-588)4312536-0 s CAD (DE-588)4069794-0 s 1\p DE-604 Srivastava, Ashish Sonstige oth Sylvester, Dennis Sonstige oth Blaauw, David Sonstige oth https://doi.org/10.1007/b137645 Verlag Volltext 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
spellingShingle | Statistical analysis and optimization for VLSI timing and power VLSI (DE-588)4117388-0 gnd Entwurfsautomation (DE-588)4312536-0 gnd CAD (DE-588)4069794-0 gnd |
subject_GND | (DE-588)4117388-0 (DE-588)4312536-0 (DE-588)4069794-0 |
title | Statistical analysis and optimization for VLSI timing and power |
title_auth | Statistical analysis and optimization for VLSI timing and power |
title_exact_search | Statistical analysis and optimization for VLSI timing and power |
title_exact_search_txtP | Statistical analysis and optimization for VLSI timing and power |
title_full | Statistical analysis and optimization for VLSI timing and power Ashish Srivastava ; Dennis Sylvester ; David Blaauw |
title_fullStr | Statistical analysis and optimization for VLSI timing and power Ashish Srivastava ; Dennis Sylvester ; David Blaauw |
title_full_unstemmed | Statistical analysis and optimization for VLSI timing and power Ashish Srivastava ; Dennis Sylvester ; David Blaauw |
title_short | Statistical analysis and optimization for VLSI |
title_sort | statistical analysis and optimization for vlsi timing and power |
title_sub | timing and power |
topic | VLSI (DE-588)4117388-0 gnd Entwurfsautomation (DE-588)4312536-0 gnd CAD (DE-588)4069794-0 gnd |
topic_facet | VLSI Entwurfsautomation CAD |
url | https://doi.org/10.1007/b137645 |
work_keys_str_mv | AT srivastavaashish statisticalanalysisandoptimizationforvlsitimingandpower AT sylvesterdennis statisticalanalysisandoptimizationforvlsitimingandpower AT blaauwdavid statisticalanalysisandoptimizationforvlsitimingandpower |