Optimized ASIP synthesis from architecture description language models:
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
2006
|
| Schlagworte: | |
| Beschreibung: | Aachen, Techn. Hochsch., Diss., 2006 |
| Beschreibung: | XII, 169 S. graph. Darst. |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV023012029 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | t | ||
| 008 | 071120s2006 d||| m||| 00||| eng d | ||
| 035 | |a (OCoLC)255896551 | ||
| 035 | |a (DE-599)BVBBV023012029 | ||
| 040 | |a DE-604 |b ger |e rakwb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-91 | ||
| 084 | |a ZN 4904 |0 (DE-625)157419: |2 rvk | ||
| 100 | 1 | |a Schliebusch, Oliver |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Optimized ASIP synthesis from architecture description language models |c vorgelegt von Oliver Schliebusch |
| 264 | 1 | |c 2006 | |
| 300 | |a XII, 169 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 500 | |a Aachen, Techn. Hochsch., Diss., 2006 | ||
| 650 | 0 | 7 | |a LISA |g Programmiersprache |0 (DE-588)4795068-7 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a System-on-Chip |0 (DE-588)4740357-3 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Hardwarebeschreibungssprache |0 (DE-588)4159102-1 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Logiksynthese |0 (DE-588)4348178-4 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Anwendungsspezifischer Prozessor |0 (DE-588)7582430-9 |2 gnd |9 rswk-swf |
| 655 | 7 | |0 (DE-588)4113937-9 |a Hochschulschrift |2 gnd-content | |
| 689 | 0 | 0 | |a System-on-Chip |0 (DE-588)4740357-3 |D s |
| 689 | 0 | 1 | |a Anwendungsspezifischer Prozessor |0 (DE-588)7582430-9 |D s |
| 689 | 0 | 2 | |a Logiksynthese |0 (DE-588)4348178-4 |D s |
| 689 | 0 | 3 | |a Hardwarebeschreibungssprache |0 (DE-588)4159102-1 |D s |
| 689 | 0 | 4 | |a LISA |g Programmiersprache |0 (DE-588)4795068-7 |D s |
| 689 | 0 | |5 DE-604 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-016216235 | ||
Datensatz im Suchindex
| _version_ | 1804137226957750272 |
|---|---|
| adam_txt | |
| any_adam_object | |
| any_adam_object_boolean | |
| author | Schliebusch, Oliver |
| author_facet | Schliebusch, Oliver |
| author_role | aut |
| author_sort | Schliebusch, Oliver |
| author_variant | o s os |
| building | Verbundindex |
| bvnumber | BV023012029 |
| classification_rvk | ZN 4904 |
| ctrlnum | (OCoLC)255896551 (DE-599)BVBBV023012029 |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| discipline_str_mv | Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01554nam a2200409 c 4500</leader><controlfield tag="001">BV023012029</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">071120s2006 d||| m||| 00||| eng d</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)255896551</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV023012029</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4904</subfield><subfield code="0">(DE-625)157419:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Schliebusch, Oliver</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Optimized ASIP synthesis from architecture description language models</subfield><subfield code="c">vorgelegt von Oliver Schliebusch</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">2006</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XII, 169 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Aachen, Techn. Hochsch., Diss., 2006</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">LISA</subfield><subfield code="g">Programmiersprache</subfield><subfield code="0">(DE-588)4795068-7</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">System-on-Chip</subfield><subfield code="0">(DE-588)4740357-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Hardwarebeschreibungssprache</subfield><subfield code="0">(DE-588)4159102-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Logiksynthese</subfield><subfield code="0">(DE-588)4348178-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Anwendungsspezifischer Prozessor</subfield><subfield code="0">(DE-588)7582430-9</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="0">(DE-588)4113937-9</subfield><subfield code="a">Hochschulschrift</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">System-on-Chip</subfield><subfield code="0">(DE-588)4740357-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Anwendungsspezifischer Prozessor</subfield><subfield code="0">(DE-588)7582430-9</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Logiksynthese</subfield><subfield code="0">(DE-588)4348178-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="3"><subfield code="a">Hardwarebeschreibungssprache</subfield><subfield code="0">(DE-588)4159102-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="4"><subfield code="a">LISA</subfield><subfield code="g">Programmiersprache</subfield><subfield code="0">(DE-588)4795068-7</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-016216235</subfield></datafield></record></collection> |
| genre | (DE-588)4113937-9 Hochschulschrift gnd-content |
| genre_facet | Hochschulschrift |
| id | DE-604.BV023012029 |
| illustrated | Illustrated |
| index_date | 2024-07-02T19:09:49Z |
| indexdate | 2024-07-09T21:08:56Z |
| institution | BVB |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-016216235 |
| oclc_num | 255896551 |
| open_access_boolean | |
| owner | DE-91 DE-BY-TUM |
| owner_facet | DE-91 DE-BY-TUM |
| physical | XII, 169 S. graph. Darst. |
| publishDate | 2006 |
| publishDateSearch | 2006 |
| publishDateSort | 2006 |
| record_format | marc |
| spelling | Schliebusch, Oliver Verfasser aut Optimized ASIP synthesis from architecture description language models vorgelegt von Oliver Schliebusch 2006 XII, 169 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Aachen, Techn. Hochsch., Diss., 2006 LISA Programmiersprache (DE-588)4795068-7 gnd rswk-swf System-on-Chip (DE-588)4740357-3 gnd rswk-swf Hardwarebeschreibungssprache (DE-588)4159102-1 gnd rswk-swf Logiksynthese (DE-588)4348178-4 gnd rswk-swf Anwendungsspezifischer Prozessor (DE-588)7582430-9 gnd rswk-swf (DE-588)4113937-9 Hochschulschrift gnd-content System-on-Chip (DE-588)4740357-3 s Anwendungsspezifischer Prozessor (DE-588)7582430-9 s Logiksynthese (DE-588)4348178-4 s Hardwarebeschreibungssprache (DE-588)4159102-1 s LISA Programmiersprache (DE-588)4795068-7 s DE-604 |
| spellingShingle | Schliebusch, Oliver Optimized ASIP synthesis from architecture description language models LISA Programmiersprache (DE-588)4795068-7 gnd System-on-Chip (DE-588)4740357-3 gnd Hardwarebeschreibungssprache (DE-588)4159102-1 gnd Logiksynthese (DE-588)4348178-4 gnd Anwendungsspezifischer Prozessor (DE-588)7582430-9 gnd |
| subject_GND | (DE-588)4795068-7 (DE-588)4740357-3 (DE-588)4159102-1 (DE-588)4348178-4 (DE-588)7582430-9 (DE-588)4113937-9 |
| title | Optimized ASIP synthesis from architecture description language models |
| title_auth | Optimized ASIP synthesis from architecture description language models |
| title_exact_search | Optimized ASIP synthesis from architecture description language models |
| title_exact_search_txtP | Optimized ASIP synthesis from architecture description language models |
| title_full | Optimized ASIP synthesis from architecture description language models vorgelegt von Oliver Schliebusch |
| title_fullStr | Optimized ASIP synthesis from architecture description language models vorgelegt von Oliver Schliebusch |
| title_full_unstemmed | Optimized ASIP synthesis from architecture description language models vorgelegt von Oliver Schliebusch |
| title_short | Optimized ASIP synthesis from architecture description language models |
| title_sort | optimized asip synthesis from architecture description language models |
| topic | LISA Programmiersprache (DE-588)4795068-7 gnd System-on-Chip (DE-588)4740357-3 gnd Hardwarebeschreibungssprache (DE-588)4159102-1 gnd Logiksynthese (DE-588)4348178-4 gnd Anwendungsspezifischer Prozessor (DE-588)7582430-9 gnd |
| topic_facet | LISA Programmiersprache System-on-Chip Hardwarebeschreibungssprache Logiksynthese Anwendungsspezifischer Prozessor Hochschulschrift |
| work_keys_str_mv | AT schliebuscholiver optimizedasipsynthesisfromarchitecturedescriptionlanguagemodels |