Analog circuit design techniques at 0.5V:
Saved in:
| Format: | Book |
|---|---|
| Language: | English |
| Published: |
New York, NY
Springer
2007
|
| Series: | Analog circuits and signal processing series
|
| Subjects: | |
| Online Access: | Inhaltsverzeichnis |
| Physical Description: | XI, 156 S. Ill., graph. Darst. |
| ISBN: | 9780387699530 0387699538 |
Staff View
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV022946772 | ||
| 003 | DE-604 | ||
| 005 | 20071107 | ||
| 007 | t | ||
| 008 | 071106s2007 gw ad|| |||| 00||| eng d | ||
| 015 | |a 07,N07,1341 |2 dnb | ||
| 016 | 7 | |a 982649940 |2 DE-101 | |
| 020 | |a 9780387699530 |c Gb. : ca. EUR 98.87 (freier Pr.), ca. sfr 156.50 (freier Pr.) |9 978-0-387-69953-0 | ||
| 020 | |a 0387699538 |c Gb. : ca. EUR 98.87 (freier Pr.), ca. sfr 156.50 (freier Pr.) |9 0-387-69953-8 | ||
| 024 | 3 | |a 9780387699530 | |
| 028 | 5 | 2 | |a 11866046 |
| 035 | |a (OCoLC)123434586 | ||
| 035 | |a (DE-599)BVBBV022946772 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 044 | |a gw |c XA-DE-BE | ||
| 049 | |a DE-29T | ||
| 050 | 0 | |a TK7874.654 | |
| 084 | |a 620 |2 sdnb | ||
| 245 | 1 | 0 | |a Analog circuit design techniques at 0.5V |c Shouri Chatterjee ... |
| 264 | 1 | |a New York, NY |b Springer |c 2007 | |
| 300 | |a XI, 156 S. |b Ill., graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 0 | |a Analog circuits and signal processing series | |
| 650 | 4 | |a Electronic circuit design | |
| 650 | 4 | |a Linear integrated circuits |x Design and construction | |
| 650 | 0 | 7 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Analogschaltung |0 (DE-588)4122796-7 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Analogschaltung |0 (DE-588)4122796-7 |D s |
| 689 | 0 | 1 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |D s |
| 689 | 0 | |5 DE-604 | |
| 700 | 1 | |a Chatterjee, Shouri |e Sonstige |4 oth | |
| 856 | 4 | 2 | |m GBV Datenaustausch |q application/pdf |u http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=016151324&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |3 Inhaltsverzeichnis |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-016151324 | ||
Record in the Search Index
| _version_ | 1804137187505078272 |
|---|---|
| adam_text | SHOURI CHATTERJEE KONG PANG PUN NEBOJSA STANIC YANNIS TSIVIDIS PETER
KINGET ANALOG CIRCUIT DESIGN TECHNIQUES AT 0.5V SPRINGER CONTENTS 1
INTRODUCTION 1 1.1 LOW-VOLTAGE ANALOG CIRCUIT DESIGN CHALLENGES 4 1.2
OPPORTUNITIES AT LOW VOLTAGES 9 1.3 ORGANIZATION OF THE BOOK 14 2 FULLY
DIFFERENTIAL OPERATIONAL TRANSCONDUCTANCE AMPLINERS (OTAS) . 17 2.1
BODY-INPUT OTA 19 2.2 GATE-INPUT OTA 23 2.3 ON-CHIP BIASING CIRCUITS FOR
THE GATE-INPUT OTA 29 2.3.1 ERROR AMPLIFIER 30 2.3.2 GENERATING A FIXED
LEVEL SHIFT 31 2.3.3 SETTING THE OTA OUTPUT DC COMMON-MODE VOLTAGE 32
2.3.4 GAIN ENHANCEMENT 33 2.3.5 START-UP 35 2.4 CHARACTERIZATION RESULTS
FOR THE BODY-INPUT AND GATE-INPUT OTAS ... 35 2.4.1 BODY-INPUT OTA
MEASUREMENTS 35 2.4.2 GATE-INPUT OTA MEASUREMENTS 36 2.5 DISCUSSION ON
THE TWO OTA DESIGN TECHNIQUES 39 2.6 DESIGN METHODOLOGY FOR LOW VT
DEVICES, WITHOUT BODY ACCESS 41 2.6.1 FULLY DIFFERENTIAL OTA 41 2.6.2
BIAS CIRCUITS 45 2.7 SUMMARY 45 3 WEAK INVERSION MOS VARACTORS FOR
TUNABLE INTEGRATORS 49 3.1 BRIEF THEORETICAL OVERVIEW 50 3.2 DEVICE
MEASUREMENTS AND MODELING 50 3.2.1 CLOSED-FORM MODEL 52 3.2.2 CHANNEL
SEGMENTATION 54 3.2.3 COMPARISON BETWEEN MEASURED RESULTS AND
SIMULATIONS 56 3.3 CIRCUIT APPLICATIONS 56 3.3.1 DISCRETE PROTOTYPE
USING THE VARACTOR 56 X CONTENTS 3.3.2 APPLICATION OF THE VARACTOR IN AN
INTEGRATED SETTING 56 3.4 SUMMARY 60 4 A 0.5 V 5TH-ORDER LOW-PASS
ELLIPTIC FILTER 61 4.1 FILTER TOPOLOGY 61 4.2 ON-CHIP PLL-BASED
AUTOMATIC FREQUENCY TUNING LOOP 62 4.3 LAYOUT AND PROTOTYPE CHIP 65 4.4
CHARACTERIZATION RESULTS 66 4.4.1 TEST SET-UP 66 4.4.2 FREQUENCY
RESPONSE 66 4.4.3 NOISE 67 4.4.4 DISTORTION AND CHARACTERIZATION OVER
TUNING RAENGE 67 4.4.5 PERFORMANCE AT DIFFERENT POWER SUPPLY VOLTAGES 69
4.4.6 PERFORMANCE OVER DIFFERENT CHIPS 69 4.4.7 PERFORMANCE OVER
TEMPERATURE 71 4.5 SUMMARY 71 5 A 0.5 V TRACK-AND-HOLD (T/H) CIRCUIT 77
5.1 INTRODUCTION 77 5.2 T/H OPERATION AT ULTRA-LOW VOLTAGES 77 5.3
FULLY-DIFFERENTIAL 0.5 V T/H CIRCUIT 79 5.3.1 CHARGE INJECTION AND
SAMPLING TIMES 80 5.3.2 FULLY-DIFFERENTIAL IMPLEMENTATION 81 5.3.3
COMMON-MODE REJECTION 81 5.3.4 INTEGRATED NOISE 83 5.3.5 TRACK-AND-HOLD
TEST STRATEGY 86 5.4 DESIGN DETAILS AND MEASUREMENT RESULTS 86 5.4.1
GATE-INPUT OTA 86 5.4.2 SWITCHES 87 5.4.3 CLOCK GENERATION 87 5.4.4
PROTOTYPE CHIP 90 5.4.5 SIMULATED PERFORMANCE 91 5.4.6 MEASURED
PERFORMANCE 91 5.5 CONCLUSION 92 6 A 0.5 V CONTINUOUS-TIME SA MODULATOR
97 6.1 INTRODUCTION 97 6.2 RETURN-TO-OPEN DAC 98 6.2.1 SIMILAR DAC
CONCEPTS 99 6.2.2 NOISE IMPROVEMENTS BY RTO DAC 102 6.2.3 RETURN TO ZERO
URNING 103 6.3 SPLIT RTO DAC MODULATOR ARCHITECTURE 103 6.3.1 MODULATOR
CLOCKING 104 6.3.2 MODULATOR DESIGN 105 6.3.3 VALUES OF R AND C 106
CONTENTS XI 6.4 BUILDING BLOCK CIRCUITS FOR 0.5 V SUPPLY 108 6.4.1 RTO
DAC CIRCUIT 108 6.4.2 COMPARATOR 110 6.4.3 OPERATIONAL TRANSCONDUCTANCE
AMPLIFIERS 110 6.4.4 CLOCK GENERATION CIRCUIT 112 6.5 EXPERIMENTAL
RESULTS 112 6.6 CONCLUSIONS 120 7 0.5 V RECEIVER FRONT-END CIRCUITS 121
7.1 INTRODUCTION 121 7.2 RF RECEIVER SYSTEM-LEVEL CONSIDERATIONS 121 7.3
LOW-NOISE AMPLIFIERS 122 7.3.1 BASIC PROPERTIES AND STANDARD TOPOLOGIES
122 7.3.2 LOW-VOLTAGE CONSIDERATIONS 123 7.4 DOWNCONVERSION MIXERS 124
7.4.1 BASIC PROPERTIES AND STANDARD TOPOLOGIES 124 7.4.2 LOW-VOLTAGE
CONSIDERATIONS 126 7.5 900 MHZ RECEIVER FRONT-END IN 0.18 /IM CMOS 127
7.5.1 DESIGN OF THE LNA 127 7.5.2 DESIGN OF THE DOWNCONVERSION MIXER 130
7.5.3 DESIGN OF THE LOBUFFERS. 134 7.5.4 MEASUREMENT AND RESULTS 135 A
ANALYSIS OF A DISTNBUTED MODEL FOR A MOS CAPACITOR 141 REFERENCES 147
INDEX 155
|
| adam_txt |
SHOURI CHATTERJEE KONG PANG PUN NEBOJSA STANIC YANNIS TSIVIDIS PETER
KINGET ANALOG CIRCUIT DESIGN TECHNIQUES AT 0.5V SPRINGER CONTENTS 1
INTRODUCTION 1 1.1 LOW-VOLTAGE ANALOG CIRCUIT DESIGN CHALLENGES 4 1.2
OPPORTUNITIES AT LOW VOLTAGES 9 1.3 ORGANIZATION OF THE BOOK 14 2 FULLY
DIFFERENTIAL OPERATIONAL TRANSCONDUCTANCE AMPLINERS (OTAS) . 17 2.1
BODY-INPUT OTA 19 2.2 GATE-INPUT OTA 23 2.3 ON-CHIP BIASING CIRCUITS FOR
THE GATE-INPUT OTA 29 2.3.1 ERROR AMPLIFIER 30 2.3.2 GENERATING A FIXED
LEVEL SHIFT 31 2.3.3 SETTING THE OTA OUTPUT DC COMMON-MODE VOLTAGE 32
2.3.4 GAIN ENHANCEMENT 33 2.3.5 START-UP 35 2.4 CHARACTERIZATION RESULTS
FOR THE BODY-INPUT AND GATE-INPUT OTAS . 35 2.4.1 BODY-INPUT OTA
MEASUREMENTS 35 2.4.2 GATE-INPUT OTA MEASUREMENTS 36 2.5 DISCUSSION ON
THE TWO OTA DESIGN TECHNIQUES 39 2.6 DESIGN METHODOLOGY FOR LOW VT
DEVICES, WITHOUT BODY ACCESS 41 2.6.1 FULLY DIFFERENTIAL OTA 41 2.6.2
BIAS CIRCUITS 45 2.7 SUMMARY 45 3 WEAK INVERSION MOS VARACTORS FOR
TUNABLE INTEGRATORS 49 3.1 BRIEF THEORETICAL OVERVIEW 50 3.2 DEVICE
MEASUREMENTS AND MODELING 50 3.2.1 CLOSED-FORM MODEL 52 3.2.2 CHANNEL
SEGMENTATION 54 3.2.3 COMPARISON BETWEEN MEASURED RESULTS AND
SIMULATIONS 56 3.3 CIRCUIT APPLICATIONS 56 3.3.1 DISCRETE PROTOTYPE
USING THE VARACTOR 56 X CONTENTS 3.3.2 APPLICATION OF THE VARACTOR IN AN
INTEGRATED SETTING 56 3.4 SUMMARY 60 4 A 0.5 V 5TH-ORDER LOW-PASS
ELLIPTIC FILTER 61 4.1 FILTER TOPOLOGY 61 4.2 ON-CHIP PLL-BASED
AUTOMATIC FREQUENCY TUNING LOOP 62 4.3 LAYOUT AND PROTOTYPE CHIP 65 4.4
CHARACTERIZATION RESULTS 66 4.4.1 TEST SET-UP 66 4.4.2 FREQUENCY
RESPONSE 66 4.4.3 NOISE 67 4.4.4 DISTORTION AND CHARACTERIZATION OVER
TUNING RAENGE 67 4.4.5 PERFORMANCE AT DIFFERENT POWER SUPPLY VOLTAGES 69
4.4.6 PERFORMANCE OVER DIFFERENT CHIPS 69 4.4.7 PERFORMANCE OVER
TEMPERATURE 71 4.5 SUMMARY 71 5 A 0.5 V TRACK-AND-HOLD (T/H) CIRCUIT 77
5.1 INTRODUCTION 77 5.2 T/H OPERATION AT ULTRA-LOW VOLTAGES 77 5.3
FULLY-DIFFERENTIAL 0.5 V T/H CIRCUIT 79 5.3.1 CHARGE INJECTION AND
SAMPLING TIMES 80 5.3.2 FULLY-DIFFERENTIAL IMPLEMENTATION 81 5.3.3
COMMON-MODE REJECTION 81 5.3.4 INTEGRATED NOISE 83 5.3.5 TRACK-AND-HOLD
TEST STRATEGY 86 5.4 DESIGN DETAILS AND MEASUREMENT RESULTS 86 5.4.1
GATE-INPUT OTA 86 5.4.2 SWITCHES 87 5.4.3 CLOCK GENERATION 87 5.4.4
PROTOTYPE CHIP 90 5.4.5 SIMULATED PERFORMANCE 91 5.4.6 MEASURED
PERFORMANCE 91 5.5 CONCLUSION 92 6 A 0.5 V CONTINUOUS-TIME SA MODULATOR
97 6.1 INTRODUCTION 97 6.2 RETURN-TO-OPEN DAC 98 6.2.1 SIMILAR DAC
CONCEPTS 99 6.2.2 NOISE IMPROVEMENTS BY RTO DAC 102 6.2.3 RETURN TO ZERO
URNING 103 6.3 SPLIT RTO DAC MODULATOR ARCHITECTURE 103 6.3.1 MODULATOR
CLOCKING 104 6.3.2 MODULATOR DESIGN 105 6.3.3 VALUES OF R AND C 106
CONTENTS XI 6.4 BUILDING BLOCK CIRCUITS FOR 0.5 V SUPPLY 108 6.4.1 RTO
DAC CIRCUIT 108 6.4.2 COMPARATOR 110 6.4.3 OPERATIONAL TRANSCONDUCTANCE
AMPLIFIERS 110 6.4.4 CLOCK GENERATION CIRCUIT 112 6.5 EXPERIMENTAL
RESULTS 112 6.6 CONCLUSIONS 120 7 0.5 V RECEIVER FRONT-END CIRCUITS 121
7.1 INTRODUCTION 121 7.2 RF RECEIVER SYSTEM-LEVEL CONSIDERATIONS 121 7.3
LOW-NOISE AMPLIFIERS 122 7.3.1 BASIC PROPERTIES AND STANDARD TOPOLOGIES
122 7.3.2 LOW-VOLTAGE CONSIDERATIONS 123 7.4 DOWNCONVERSION MIXERS 124
7.4.1 BASIC PROPERTIES AND STANDARD TOPOLOGIES 124 7.4.2 LOW-VOLTAGE
CONSIDERATIONS 126 7.5 900 MHZ RECEIVER FRONT-END IN 0.18 /IM CMOS 127
7.5.1 DESIGN OF THE LNA 127 7.5.2 DESIGN OF THE DOWNCONVERSION MIXER 130
7.5.3 DESIGN OF THE LOBUFFERS. 134 7.5.4 MEASUREMENT AND RESULTS 135 A
ANALYSIS OF A DISTNBUTED MODEL FOR A MOS CAPACITOR 141 REFERENCES 147
INDEX 155 |
| any_adam_object | 1 |
| any_adam_object_boolean | 1 |
| building | Verbundindex |
| bvnumber | BV022946772 |
| callnumber-first | T - Technology |
| callnumber-label | TK7874 |
| callnumber-raw | TK7874.654 |
| callnumber-search | TK7874.654 |
| callnumber-sort | TK 47874.654 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| ctrlnum | (OCoLC)123434586 (DE-599)BVBBV022946772 |
| discipline | Maschinenbau / Maschinenwesen |
| discipline_str_mv | Maschinenbau / Maschinenwesen |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01787nam a2200457 c 4500</leader><controlfield tag="001">BV022946772</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20071107 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">071106s2007 gw ad|| |||| 00||| eng d</controlfield><datafield tag="015" ind1=" " ind2=" "><subfield code="a">07,N07,1341</subfield><subfield code="2">dnb</subfield></datafield><datafield tag="016" ind1="7" ind2=" "><subfield code="a">982649940</subfield><subfield code="2">DE-101</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780387699530</subfield><subfield code="c">Gb. : ca. EUR 98.87 (freier Pr.), ca. sfr 156.50 (freier Pr.)</subfield><subfield code="9">978-0-387-69953-0</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0387699538</subfield><subfield code="c">Gb. : ca. EUR 98.87 (freier Pr.), ca. sfr 156.50 (freier Pr.)</subfield><subfield code="9">0-387-69953-8</subfield></datafield><datafield tag="024" ind1="3" ind2=" "><subfield code="a">9780387699530</subfield></datafield><datafield tag="028" ind1="5" ind2="2"><subfield code="a">11866046</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)123434586</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV022946772</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="044" ind1=" " ind2=" "><subfield code="a">gw</subfield><subfield code="c">XA-DE-BE</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-29T</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7874.654</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">620</subfield><subfield code="2">sdnb</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Analog circuit design techniques at 0.5V</subfield><subfield code="c">Shouri Chatterjee ...</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">New York, NY</subfield><subfield code="b">Springer</subfield><subfield code="c">2007</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XI, 156 S.</subfield><subfield code="b">Ill., graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">Analog circuits and signal processing series</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronic circuit design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Linear integrated circuits</subfield><subfield code="x">Design and construction</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Analogschaltung</subfield><subfield code="0">(DE-588)4122796-7</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Analogschaltung</subfield><subfield code="0">(DE-588)4122796-7</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Chatterjee, Shouri</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="m">GBV Datenaustausch</subfield><subfield code="q">application/pdf</subfield><subfield code="u">http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=016151324&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA</subfield><subfield code="3">Inhaltsverzeichnis</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-016151324</subfield></datafield></record></collection> |
| id | DE-604.BV022946772 |
| illustrated | Illustrated |
| index_date | 2024-07-02T19:00:05Z |
| indexdate | 2024-07-09T21:08:18Z |
| institution | BVB |
| isbn | 9780387699530 0387699538 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-016151324 |
| oclc_num | 123434586 |
| open_access_boolean | |
| owner | DE-29T |
| owner_facet | DE-29T |
| physical | XI, 156 S. Ill., graph. Darst. |
| publishDate | 2007 |
| publishDateSearch | 2007 |
| publishDateSort | 2007 |
| publisher | Springer |
| record_format | marc |
| series2 | Analog circuits and signal processing series |
| spelling | Analog circuit design techniques at 0.5V Shouri Chatterjee ... New York, NY Springer 2007 XI, 156 S. Ill., graph. Darst. txt rdacontent n rdamedia nc rdacarrier Analog circuits and signal processing series Electronic circuit design Linear integrated circuits Design and construction Schaltungsentwurf (DE-588)4179389-4 gnd rswk-swf Analogschaltung (DE-588)4122796-7 gnd rswk-swf Analogschaltung (DE-588)4122796-7 s Schaltungsentwurf (DE-588)4179389-4 s DE-604 Chatterjee, Shouri Sonstige oth GBV Datenaustausch application/pdf http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=016151324&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA Inhaltsverzeichnis |
| spellingShingle | Analog circuit design techniques at 0.5V Electronic circuit design Linear integrated circuits Design and construction Schaltungsentwurf (DE-588)4179389-4 gnd Analogschaltung (DE-588)4122796-7 gnd |
| subject_GND | (DE-588)4179389-4 (DE-588)4122796-7 |
| title | Analog circuit design techniques at 0.5V |
| title_auth | Analog circuit design techniques at 0.5V |
| title_exact_search | Analog circuit design techniques at 0.5V |
| title_exact_search_txtP | Analog circuit design techniques at 0.5V |
| title_full | Analog circuit design techniques at 0.5V Shouri Chatterjee ... |
| title_fullStr | Analog circuit design techniques at 0.5V Shouri Chatterjee ... |
| title_full_unstemmed | Analog circuit design techniques at 0.5V Shouri Chatterjee ... |
| title_short | Analog circuit design techniques at 0.5V |
| title_sort | analog circuit design techniques at 0 5v |
| topic | Electronic circuit design Linear integrated circuits Design and construction Schaltungsentwurf (DE-588)4179389-4 gnd Analogschaltung (DE-588)4122796-7 gnd |
| topic_facet | Electronic circuit design Linear integrated circuits Design and construction Schaltungsentwurf Analogschaltung |
| url | http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=016151324&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |
| work_keys_str_mv | AT chatterjeeshouri analogcircuitdesigntechniquesat05v |