ESL design and verification: a prescription for electronic system-level methodology
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Buch |
Sprache: | English |
Veröffentlicht: |
Amsterdam [u.a.]
Elsevier/Morgan Kaufmann
2007
|
Schriftenreihe: | The Morgan Kaufmann series in systems on silicon
|
Schlagworte: | |
Online-Zugang: | Publisher description |
Beschreibung: | Includes bibliographical references and index |
Beschreibung: | XXV, 462 S. graph. Darst. |
ISBN: | 0123735513 9780123735515 |
Internformat
MARC
LEADER | 00000nam a2200000zc 4500 | ||
---|---|---|---|
001 | BV022395889 | ||
003 | DE-604 | ||
005 | 20071024 | ||
007 | t | ||
008 | 070420s2007 xxud||| |||| 00||| eng d | ||
010 | |a 2006103541 | ||
020 | |a 0123735513 |c hc |9 0-12-373551-3 | ||
020 | |a 9780123735515 |9 978-0-12-373551-5 | ||
035 | |a (OCoLC)77573915 | ||
035 | |a (DE-599)BVBBV022395889 | ||
040 | |a DE-604 |b ger |e aacr | ||
041 | 0 | |a eng | |
044 | |a xxu |c US | ||
049 | |a DE-29T |a DE-92 | ||
050 | 0 | |a TK7895.E42 | |
082 | 0 | |a 621.3815 | |
084 | |a ZN 5600 |0 (DE-625)157468: |2 rvk | ||
084 | |a ZN 5680 |0 (DE-625)157475: |2 rvk | ||
100 | 1 | |a Bailey, Brian |e Verfasser |4 aut | |
245 | 1 | 0 | |a ESL design and verification |b a prescription for electronic system-level methodology |c Brian Bailey ; Grant Martin ; Andrew Piziali |
264 | 1 | |a Amsterdam [u.a.] |b Elsevier/Morgan Kaufmann |c 2007 | |
300 | |a XXV, 462 S. |b graph. Darst. | ||
336 | |b txt |2 rdacontent | ||
337 | |b n |2 rdamedia | ||
338 | |b nc |2 rdacarrier | ||
490 | 0 | |a The Morgan Kaufmann series in systems on silicon | |
500 | |a Includes bibliographical references and index | ||
650 | 4 | |a Systèmes sur une puce - Conception et construction | |
650 | 4 | |a Systèmes électroniques - Conception et construction - Méthodologie | |
650 | 4 | |a Systems on a chip |x Design and construction | |
650 | 0 | 7 | |a Systementwurf |0 (DE-588)4261480-6 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a System-on-Chip |0 (DE-588)4740357-3 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Verifikation |0 (DE-588)4135577-5 |2 gnd |9 rswk-swf |
689 | 0 | 0 | |a System-on-Chip |0 (DE-588)4740357-3 |D s |
689 | 0 | 1 | |a Systementwurf |0 (DE-588)4261480-6 |D s |
689 | 0 | 2 | |a Verifikation |0 (DE-588)4135577-5 |D s |
689 | 0 | |5 DE-604 | |
700 | 1 | |a Martin, Grant |e Verfasser |4 aut | |
700 | 1 | |a Piziali, Andrew |e Verfasser |4 aut | |
856 | 4 | |u http://www.loc.gov/catdir/enhancements/fy0707/2006103541-d.html |3 Publisher description | |
999 | |a oai:aleph.bib-bvb.de:BVB01-015604630 |
Datensatz im Suchindex
_version_ | 1804136455881097216 |
---|---|
adam_txt | |
any_adam_object | |
any_adam_object_boolean | |
author | Bailey, Brian Martin, Grant Piziali, Andrew |
author_facet | Bailey, Brian Martin, Grant Piziali, Andrew |
author_role | aut aut aut |
author_sort | Bailey, Brian |
author_variant | b b bb g m gm a p ap |
building | Verbundindex |
bvnumber | BV022395889 |
callnumber-first | T - Technology |
callnumber-label | TK7895 |
callnumber-raw | TK7895.E42 |
callnumber-search | TK7895.E42 |
callnumber-sort | TK 47895 E42 |
callnumber-subject | TK - Electrical and Nuclear Engineering |
classification_rvk | ZN 5600 ZN 5680 |
ctrlnum | (OCoLC)77573915 (DE-599)BVBBV022395889 |
dewey-full | 621.3815 |
dewey-hundreds | 600 - Technology (Applied sciences) |
dewey-ones | 621 - Applied physics |
dewey-raw | 621.3815 |
dewey-search | 621.3815 |
dewey-sort | 3621.3815 |
dewey-tens | 620 - Engineering and allied operations |
discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
discipline_str_mv | Elektrotechnik / Elektronik / Nachrichtentechnik |
format | Book |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01966nam a2200517zc 4500</leader><controlfield tag="001">BV022395889</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20071024 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">070420s2007 xxud||| |||| 00||| eng d</controlfield><datafield tag="010" ind1=" " ind2=" "><subfield code="a">2006103541</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0123735513</subfield><subfield code="c">hc</subfield><subfield code="9">0-12-373551-3</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780123735515</subfield><subfield code="9">978-0-12-373551-5</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)77573915</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV022395889</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="044" ind1=" " ind2=" "><subfield code="a">xxu</subfield><subfield code="c">US</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-29T</subfield><subfield code="a">DE-92</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7895.E42</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3815</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 5600</subfield><subfield code="0">(DE-625)157468:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 5680</subfield><subfield code="0">(DE-625)157475:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Bailey, Brian</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">ESL design and verification</subfield><subfield code="b">a prescription for electronic system-level methodology</subfield><subfield code="c">Brian Bailey ; Grant Martin ; Andrew Piziali</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Amsterdam [u.a.]</subfield><subfield code="b">Elsevier/Morgan Kaufmann</subfield><subfield code="c">2007</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XXV, 462 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">The Morgan Kaufmann series in systems on silicon</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references and index</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Systèmes sur une puce - Conception et construction</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Systèmes électroniques - Conception et construction - Méthodologie</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Systems on a chip</subfield><subfield code="x">Design and construction</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Systementwurf</subfield><subfield code="0">(DE-588)4261480-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">System-on-Chip</subfield><subfield code="0">(DE-588)4740357-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Verifikation</subfield><subfield code="0">(DE-588)4135577-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">System-on-Chip</subfield><subfield code="0">(DE-588)4740357-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Systementwurf</subfield><subfield code="0">(DE-588)4261480-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Verifikation</subfield><subfield code="0">(DE-588)4135577-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Martin, Grant</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Piziali, Andrew</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="856" ind1="4" ind2=" "><subfield code="u">http://www.loc.gov/catdir/enhancements/fy0707/2006103541-d.html</subfield><subfield code="3">Publisher description</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-015604630</subfield></datafield></record></collection> |
id | DE-604.BV022395889 |
illustrated | Illustrated |
index_date | 2024-07-02T17:16:31Z |
indexdate | 2024-07-09T20:56:41Z |
institution | BVB |
isbn | 0123735513 9780123735515 |
language | English |
lccn | 2006103541 |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-015604630 |
oclc_num | 77573915 |
open_access_boolean | |
owner | DE-29T DE-92 |
owner_facet | DE-29T DE-92 |
physical | XXV, 462 S. graph. Darst. |
publishDate | 2007 |
publishDateSearch | 2007 |
publishDateSort | 2007 |
publisher | Elsevier/Morgan Kaufmann |
record_format | marc |
series2 | The Morgan Kaufmann series in systems on silicon |
spelling | Bailey, Brian Verfasser aut ESL design and verification a prescription for electronic system-level methodology Brian Bailey ; Grant Martin ; Andrew Piziali Amsterdam [u.a.] Elsevier/Morgan Kaufmann 2007 XXV, 462 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier The Morgan Kaufmann series in systems on silicon Includes bibliographical references and index Systèmes sur une puce - Conception et construction Systèmes électroniques - Conception et construction - Méthodologie Systems on a chip Design and construction Systementwurf (DE-588)4261480-6 gnd rswk-swf System-on-Chip (DE-588)4740357-3 gnd rswk-swf Verifikation (DE-588)4135577-5 gnd rswk-swf System-on-Chip (DE-588)4740357-3 s Systementwurf (DE-588)4261480-6 s Verifikation (DE-588)4135577-5 s DE-604 Martin, Grant Verfasser aut Piziali, Andrew Verfasser aut http://www.loc.gov/catdir/enhancements/fy0707/2006103541-d.html Publisher description |
spellingShingle | Bailey, Brian Martin, Grant Piziali, Andrew ESL design and verification a prescription for electronic system-level methodology Systèmes sur une puce - Conception et construction Systèmes électroniques - Conception et construction - Méthodologie Systems on a chip Design and construction Systementwurf (DE-588)4261480-6 gnd System-on-Chip (DE-588)4740357-3 gnd Verifikation (DE-588)4135577-5 gnd |
subject_GND | (DE-588)4261480-6 (DE-588)4740357-3 (DE-588)4135577-5 |
title | ESL design and verification a prescription for electronic system-level methodology |
title_auth | ESL design and verification a prescription for electronic system-level methodology |
title_exact_search | ESL design and verification a prescription for electronic system-level methodology |
title_exact_search_txtP | ESL design and verification a prescription for electronic system-level methodology |
title_full | ESL design and verification a prescription for electronic system-level methodology Brian Bailey ; Grant Martin ; Andrew Piziali |
title_fullStr | ESL design and verification a prescription for electronic system-level methodology Brian Bailey ; Grant Martin ; Andrew Piziali |
title_full_unstemmed | ESL design and verification a prescription for electronic system-level methodology Brian Bailey ; Grant Martin ; Andrew Piziali |
title_short | ESL design and verification |
title_sort | esl design and verification a prescription for electronic system level methodology |
title_sub | a prescription for electronic system-level methodology |
topic | Systèmes sur une puce - Conception et construction Systèmes électroniques - Conception et construction - Méthodologie Systems on a chip Design and construction Systementwurf (DE-588)4261480-6 gnd System-on-Chip (DE-588)4740357-3 gnd Verifikation (DE-588)4135577-5 gnd |
topic_facet | Systèmes sur une puce - Conception et construction Systèmes électroniques - Conception et construction - Méthodologie Systems on a chip Design and construction Systementwurf System-on-Chip Verifikation |
url | http://www.loc.gov/catdir/enhancements/fy0707/2006103541-d.html |
work_keys_str_mv | AT baileybrian esldesignandverificationaprescriptionforelectronicsystemlevelmethodology AT martingrant esldesignandverificationaprescriptionforelectronicsystemlevelmethodology AT pizialiandrew esldesignandverificationaprescriptionforelectronicsystemlevelmethodology |