A framework for knowledge source based VLSI synthesis:
Abstract: "As VLSI fabrication technology improves and the product life-cycles of electronic systems decrease, there is a growing need to design larger electronic systems faster. The development of an electronic system with a competitive price-performance ratio requires the examination of many...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Buch |
Sprache: | English |
Veröffentlicht: |
Pittsburgh, Pa.
Carnegie Mellion
1989
|
Schriftenreihe: | Research report / SRC-CMU Research Center for Computer-Aided Design
89-36 |
Schlagworte: | |
Zusammenfassung: | Abstract: "As VLSI fabrication technology improves and the product life-cycles of electronic systems decrease, there is a growing need to design larger electronic systems faster. The development of an electronic system with a competitive price-performance ratio requires the examination of many points in the design space making the design process more difficult. To support the design of larger electronic systems with increasingly severe price-performance constraints faster, a system is needed that will integrate high-level synthesis tools with information management tools to form an integrated high-level synthesis environment. This project creates the basis for the development of such an integration framework by defining a design data model for high-level synthesis and modeling methodology. A prototype system is described that demonstrates the utility of our approach." |
Beschreibung: | Zugl.: Diplomarbeit |
Beschreibung: | V, 60 S. Ill. |
Internformat
MARC
LEADER | 00000nam a2200000zcb4500 | ||
---|---|---|---|
001 | BV022044859 | ||
003 | DE-604 | ||
005 | 20190814 | ||
007 | t | ||
008 | 901030s1989 a||| m||| 00||| eng d | ||
035 | |a (OCoLC)20447418 | ||
035 | |a (DE-599)BVBBV022044859 | ||
040 | |a DE-604 |b ger | ||
041 | 0 | |a eng | |
049 | |a DE-706 | ||
050 | 0 | |a TK7874 | |
082 | 0 | |a 620.0042 |b C28e EDRC-01-10-89 | |
088 | |a CMUCAD-89-36 | ||
100 | 1 | |a Gadient, Anthony J. |e Verfasser |4 aut | |
245 | 1 | 0 | |a A framework for knowledge source based VLSI synthesis |c Anthony J. Gadient |
264 | 1 | |a Pittsburgh, Pa. |b Carnegie Mellion |c 1989 | |
300 | |a V, 60 S. |b Ill. | ||
336 | |b txt |2 rdacontent | ||
337 | |b n |2 rdamedia | ||
338 | |b nc |2 rdacarrier | ||
490 | 1 | |a Research report / SRC-CMU Research Center for Computer-Aided Design |v 89-36 | |
500 | |a Zugl.: Diplomarbeit | ||
520 | 3 | |a Abstract: "As VLSI fabrication technology improves and the product life-cycles of electronic systems decrease, there is a growing need to design larger electronic systems faster. The development of an electronic system with a competitive price-performance ratio requires the examination of many points in the design space making the design process more difficult. To support the design of larger electronic systems with increasingly severe price-performance constraints faster, a system is needed that will integrate high-level synthesis tools with information management tools to form an integrated high-level synthesis environment. This project creates the basis for the development of such an integration framework by defining a design data model for high-level synthesis and modeling methodology. A prototype system is described that demonstrates the utility of our approach." | |
650 | 4 | |a Integrated circuits | |
650 | 4 | |a Very high speed integrated circuits | |
650 | 0 | 7 | |a Datenbanksystem |0 (DE-588)4113276-2 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Expertensystem |0 (DE-588)4113491-6 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a CAD |0 (DE-588)4069794-0 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
655 | 7 | |0 (DE-588)4113937-9 |a Hochschulschrift |2 gnd-content | |
689 | 0 | 0 | |a Expertensystem |0 (DE-588)4113491-6 |D s |
689 | 0 | 1 | |a CAD |0 (DE-588)4069794-0 |D s |
689 | 0 | 2 | |a Datenbanksystem |0 (DE-588)4113276-2 |D s |
689 | 0 | 3 | |a VLSI |0 (DE-588)4117388-0 |D s |
689 | 0 | |5 DE-604 | |
810 | 2 | |a SRC-CMU Research Center for Computer-Aided Design |t Research report |v 89-36 |w (DE-604)BV021850259 |9 89 36 | |
999 | |a oai:aleph.bib-bvb.de:BVB01-015259558 |
Datensatz im Suchindex
_version_ | 1804136020126466048 |
---|---|
adam_txt | |
any_adam_object | |
any_adam_object_boolean | |
author | Gadient, Anthony J. |
author_facet | Gadient, Anthony J. |
author_role | aut |
author_sort | Gadient, Anthony J. |
author_variant | a j g aj ajg |
building | Verbundindex |
bvnumber | BV022044859 |
callnumber-first | T - Technology |
callnumber-label | TK7874 |
callnumber-raw | TK7874 |
callnumber-search | TK7874 |
callnumber-sort | TK 47874 |
callnumber-subject | TK - Electrical and Nuclear Engineering |
ctrlnum | (OCoLC)20447418 (DE-599)BVBBV022044859 |
dewey-full | 620.0042 |
dewey-hundreds | 600 - Technology (Applied sciences) |
dewey-ones | 620 - Engineering and allied operations |
dewey-raw | 620.0042 |
dewey-search | 620.0042 |
dewey-sort | 3620.0042 |
dewey-tens | 620 - Engineering and allied operations |
format | Book |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02531nam a2200469zcb4500</leader><controlfield tag="001">BV022044859</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20190814 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">901030s1989 a||| m||| 00||| eng d</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)20447418</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV022044859</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-706</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7874</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">620.0042</subfield><subfield code="b">C28e EDRC-01-10-89</subfield></datafield><datafield tag="088" ind1=" " ind2=" "><subfield code="a">CMUCAD-89-36</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Gadient, Anthony J.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">A framework for knowledge source based VLSI synthesis</subfield><subfield code="c">Anthony J. Gadient</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Pittsburgh, Pa.</subfield><subfield code="b">Carnegie Mellion</subfield><subfield code="c">1989</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">V, 60 S.</subfield><subfield code="b">Ill.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Research report / SRC-CMU Research Center for Computer-Aided Design</subfield><subfield code="v">89-36</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Zugl.: Diplomarbeit</subfield></datafield><datafield tag="520" ind1="3" ind2=" "><subfield code="a">Abstract: "As VLSI fabrication technology improves and the product life-cycles of electronic systems decrease, there is a growing need to design larger electronic systems faster. The development of an electronic system with a competitive price-performance ratio requires the examination of many points in the design space making the design process more difficult. To support the design of larger electronic systems with increasingly severe price-performance constraints faster, a system is needed that will integrate high-level synthesis tools with information management tools to form an integrated high-level synthesis environment. This project creates the basis for the development of such an integration framework by defining a design data model for high-level synthesis and modeling methodology. A prototype system is described that demonstrates the utility of our approach."</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Very high speed integrated circuits</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Datenbanksystem</subfield><subfield code="0">(DE-588)4113276-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Expertensystem</subfield><subfield code="0">(DE-588)4113491-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">CAD</subfield><subfield code="0">(DE-588)4069794-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="0">(DE-588)4113937-9</subfield><subfield code="a">Hochschulschrift</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Expertensystem</subfield><subfield code="0">(DE-588)4113491-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">CAD</subfield><subfield code="0">(DE-588)4069794-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Datenbanksystem</subfield><subfield code="0">(DE-588)4113276-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="3"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="810" ind1="2" ind2=" "><subfield code="a">SRC-CMU Research Center for Computer-Aided Design</subfield><subfield code="t">Research report</subfield><subfield code="v">89-36</subfield><subfield code="w">(DE-604)BV021850259</subfield><subfield code="9">89 36</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-015259558</subfield></datafield></record></collection> |
genre | (DE-588)4113937-9 Hochschulschrift gnd-content |
genre_facet | Hochschulschrift |
id | DE-604.BV022044859 |
illustrated | Illustrated |
index_date | 2024-07-02T16:13:07Z |
indexdate | 2024-07-09T20:49:45Z |
institution | BVB |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-015259558 |
oclc_num | 20447418 |
open_access_boolean | |
owner | DE-706 |
owner_facet | DE-706 |
physical | V, 60 S. Ill. |
publishDate | 1989 |
publishDateSearch | 1989 |
publishDateSort | 1989 |
publisher | Carnegie Mellion |
record_format | marc |
series2 | Research report / SRC-CMU Research Center for Computer-Aided Design |
spelling | Gadient, Anthony J. Verfasser aut A framework for knowledge source based VLSI synthesis Anthony J. Gadient Pittsburgh, Pa. Carnegie Mellion 1989 V, 60 S. Ill. txt rdacontent n rdamedia nc rdacarrier Research report / SRC-CMU Research Center for Computer-Aided Design 89-36 Zugl.: Diplomarbeit Abstract: "As VLSI fabrication technology improves and the product life-cycles of electronic systems decrease, there is a growing need to design larger electronic systems faster. The development of an electronic system with a competitive price-performance ratio requires the examination of many points in the design space making the design process more difficult. To support the design of larger electronic systems with increasingly severe price-performance constraints faster, a system is needed that will integrate high-level synthesis tools with information management tools to form an integrated high-level synthesis environment. This project creates the basis for the development of such an integration framework by defining a design data model for high-level synthesis and modeling methodology. A prototype system is described that demonstrates the utility of our approach." Integrated circuits Very high speed integrated circuits Datenbanksystem (DE-588)4113276-2 gnd rswk-swf Expertensystem (DE-588)4113491-6 gnd rswk-swf CAD (DE-588)4069794-0 gnd rswk-swf VLSI (DE-588)4117388-0 gnd rswk-swf (DE-588)4113937-9 Hochschulschrift gnd-content Expertensystem (DE-588)4113491-6 s CAD (DE-588)4069794-0 s Datenbanksystem (DE-588)4113276-2 s VLSI (DE-588)4117388-0 s DE-604 SRC-CMU Research Center for Computer-Aided Design Research report 89-36 (DE-604)BV021850259 89 36 |
spellingShingle | Gadient, Anthony J. A framework for knowledge source based VLSI synthesis Integrated circuits Very high speed integrated circuits Datenbanksystem (DE-588)4113276-2 gnd Expertensystem (DE-588)4113491-6 gnd CAD (DE-588)4069794-0 gnd VLSI (DE-588)4117388-0 gnd |
subject_GND | (DE-588)4113276-2 (DE-588)4113491-6 (DE-588)4069794-0 (DE-588)4117388-0 (DE-588)4113937-9 |
title | A framework for knowledge source based VLSI synthesis |
title_auth | A framework for knowledge source based VLSI synthesis |
title_exact_search | A framework for knowledge source based VLSI synthesis |
title_exact_search_txtP | A framework for knowledge source based VLSI synthesis |
title_full | A framework for knowledge source based VLSI synthesis Anthony J. Gadient |
title_fullStr | A framework for knowledge source based VLSI synthesis Anthony J. Gadient |
title_full_unstemmed | A framework for knowledge source based VLSI synthesis Anthony J. Gadient |
title_short | A framework for knowledge source based VLSI synthesis |
title_sort | a framework for knowledge source based vlsi synthesis |
topic | Integrated circuits Very high speed integrated circuits Datenbanksystem (DE-588)4113276-2 gnd Expertensystem (DE-588)4113491-6 gnd CAD (DE-588)4069794-0 gnd VLSI (DE-588)4117388-0 gnd |
topic_facet | Integrated circuits Very high speed integrated circuits Datenbanksystem Expertensystem CAD VLSI Hochschulschrift |
volume_link | (DE-604)BV021850259 |
work_keys_str_mv | AT gadientanthonyj aframeworkforknowledgesourcebasedvlsisynthesis |