An abstract architecture for parallel graph reduction:
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Buch |
Sprache: | English |
Veröffentlicht: |
Cambridge, Mass.
Mass. Inst. of Technology, Laboratory for Computer Science
1984
|
Schlagworte: | |
Beschreibung: | Zugl.: Cambridge, Mass., Mass. Inst. of Technology, Diss., 1984 |
Beschreibung: | 37 S. |
Internformat
MARC
LEADER | 00000nam a2200000zc 4500 | ||
---|---|---|---|
001 | BV021895967 | ||
003 | DE-604 | ||
005 | 20040301000000.0 | ||
007 | t | ||
008 | 910221s1984 |||| 00||| eng d | ||
035 | |a (OCoLC)13199661 | ||
035 | |a (DE-599)BVBBV021895967 | ||
040 | |a DE-604 |b ger | ||
041 | 0 | |a eng | |
049 | |a DE-706 | ||
050 | 0 | |a QA76.M41 | |
088 | |a MIT LCS TR 317 | ||
100 | 1 | |a Traub, Kenneth R. |e Verfasser |4 aut | |
245 | 1 | 0 | |a An abstract architecture for parallel graph reduction |c by Kenneth R. Traub |
264 | 1 | |a Cambridge, Mass. |b Mass. Inst. of Technology, Laboratory for Computer Science |c 1984 | |
300 | |a 37 S. | ||
336 | |b txt |2 rdacontent | ||
337 | |b n |2 rdamedia | ||
338 | |b nc |2 rdacarrier | ||
500 | |a Zugl.: Cambridge, Mass., Mass. Inst. of Technology, Diss., 1984 | ||
650 | 4 | |a Computer architecture | |
650 | 4 | |a Parallel processing (Electronic computers) | |
650 | 0 | 7 | |a Mehrprozessorsystem |0 (DE-588)4038397-0 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Computerarchitektur |0 (DE-588)4048717-9 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Parallelverarbeitung |0 (DE-588)4075860-6 |2 gnd |9 rswk-swf |
689 | 0 | 0 | |a Mehrprozessorsystem |0 (DE-588)4038397-0 |D s |
689 | 0 | |5 DE-604 | |
689 | 1 | 0 | |a Computerarchitektur |0 (DE-588)4048717-9 |D s |
689 | 1 | |5 DE-604 | |
689 | 2 | 0 | |a Parallelverarbeitung |0 (DE-588)4075860-6 |D s |
689 | 2 | |5 DE-604 | |
999 | |a oai:aleph.bib-bvb.de:BVB01-015111152 |
Datensatz im Suchindex
_version_ | 1804135840625983488 |
---|---|
adam_txt | |
any_adam_object | |
any_adam_object_boolean | |
author | Traub, Kenneth R. |
author_facet | Traub, Kenneth R. |
author_role | aut |
author_sort | Traub, Kenneth R. |
author_variant | k r t kr krt |
building | Verbundindex |
bvnumber | BV021895967 |
callnumber-first | Q - Science |
callnumber-label | QA76 |
callnumber-raw | QA76.M41 |
callnumber-search | QA76.M41 |
callnumber-sort | QA 276 M41 |
callnumber-subject | QA - Mathematics |
ctrlnum | (OCoLC)13199661 (DE-599)BVBBV021895967 |
format | Book |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01405nam a2200409zc 4500</leader><controlfield tag="001">BV021895967</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20040301000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">910221s1984 |||| 00||| eng d</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)13199661</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV021895967</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-706</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">QA76.M41</subfield></datafield><datafield tag="088" ind1=" " ind2=" "><subfield code="a">MIT LCS TR 317</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Traub, Kenneth R.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">An abstract architecture for parallel graph reduction</subfield><subfield code="c">by Kenneth R. Traub</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Cambridge, Mass.</subfield><subfield code="b">Mass. Inst. of Technology, Laboratory for Computer Science</subfield><subfield code="c">1984</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">37 S.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Zugl.: Cambridge, Mass., Mass. Inst. of Technology, Diss., 1984</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer architecture</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Parallel processing (Electronic computers)</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Mehrprozessorsystem</subfield><subfield code="0">(DE-588)4038397-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Computerarchitektur</subfield><subfield code="0">(DE-588)4048717-9</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Parallelverarbeitung</subfield><subfield code="0">(DE-588)4075860-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Mehrprozessorsystem</subfield><subfield code="0">(DE-588)4038397-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Computerarchitektur</subfield><subfield code="0">(DE-588)4048717-9</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="2" ind2="0"><subfield code="a">Parallelverarbeitung</subfield><subfield code="0">(DE-588)4075860-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="2" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-015111152</subfield></datafield></record></collection> |
id | DE-604.BV021895967 |
illustrated | Not Illustrated |
index_date | 2024-07-02T16:04:23Z |
indexdate | 2024-07-09T20:46:54Z |
institution | BVB |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-015111152 |
oclc_num | 13199661 |
open_access_boolean | |
owner | DE-706 |
owner_facet | DE-706 |
physical | 37 S. |
publishDate | 1984 |
publishDateSearch | 1984 |
publishDateSort | 1984 |
publisher | Mass. Inst. of Technology, Laboratory for Computer Science |
record_format | marc |
spelling | Traub, Kenneth R. Verfasser aut An abstract architecture for parallel graph reduction by Kenneth R. Traub Cambridge, Mass. Mass. Inst. of Technology, Laboratory for Computer Science 1984 37 S. txt rdacontent n rdamedia nc rdacarrier Zugl.: Cambridge, Mass., Mass. Inst. of Technology, Diss., 1984 Computer architecture Parallel processing (Electronic computers) Mehrprozessorsystem (DE-588)4038397-0 gnd rswk-swf Computerarchitektur (DE-588)4048717-9 gnd rswk-swf Parallelverarbeitung (DE-588)4075860-6 gnd rswk-swf Mehrprozessorsystem (DE-588)4038397-0 s DE-604 Computerarchitektur (DE-588)4048717-9 s Parallelverarbeitung (DE-588)4075860-6 s |
spellingShingle | Traub, Kenneth R. An abstract architecture for parallel graph reduction Computer architecture Parallel processing (Electronic computers) Mehrprozessorsystem (DE-588)4038397-0 gnd Computerarchitektur (DE-588)4048717-9 gnd Parallelverarbeitung (DE-588)4075860-6 gnd |
subject_GND | (DE-588)4038397-0 (DE-588)4048717-9 (DE-588)4075860-6 |
title | An abstract architecture for parallel graph reduction |
title_auth | An abstract architecture for parallel graph reduction |
title_exact_search | An abstract architecture for parallel graph reduction |
title_exact_search_txtP | An abstract architecture for parallel graph reduction |
title_full | An abstract architecture for parallel graph reduction by Kenneth R. Traub |
title_fullStr | An abstract architecture for parallel graph reduction by Kenneth R. Traub |
title_full_unstemmed | An abstract architecture for parallel graph reduction by Kenneth R. Traub |
title_short | An abstract architecture for parallel graph reduction |
title_sort | an abstract architecture for parallel graph reduction |
topic | Computer architecture Parallel processing (Electronic computers) Mehrprozessorsystem (DE-588)4038397-0 gnd Computerarchitektur (DE-588)4048717-9 gnd Parallelverarbeitung (DE-588)4075860-6 gnd |
topic_facet | Computer architecture Parallel processing (Electronic computers) Mehrprozessorsystem Computerarchitektur Parallelverarbeitung |
work_keys_str_mv | AT traubkennethr anabstractarchitectureforparallelgraphreduction |