The impact of layer assignment methods on layout algorithms for integrated circuits:
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
1982
|
| Schlagworte: | |
| Beschreibung: | Cambridge, Mass., Mass. Inst. of Technology, Diss., 1982 |
| Beschreibung: | 144 S. graph. Darst. |
Internformat
MARC
| LEADER | 00000nam a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV021895942 | ||
| 003 | DE-604 | ||
| 005 | 20040301000000.0 | ||
| 007 | t | ||
| 008 | 910221s1982 d||| |||| 00||| eng d | ||
| 035 | |a (OCoLC)9322077 | ||
| 035 | |a (DE-599)BVBBV021895942 | ||
| 040 | |a DE-604 |b ger | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-706 | ||
| 050 | 0 | |a TK7874 | |
| 088 | |a MIT LCS TR 291 | ||
| 100 | 1 | |a Pinter, Ron Y. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a The impact of layer assignment methods on layout algorithms for integrated circuits |c by Ron Yair Pinter |
| 264 | 1 | |c 1982 | |
| 300 | |a 144 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 500 | |a Cambridge, Mass., Mass. Inst. of Technology, Diss., 1982 | ||
| 650 | 4 | |a Datenverarbeitung | |
| 650 | 4 | |a Algorithms | |
| 650 | 4 | |a Computational complexity | |
| 650 | 4 | |a Electronic circuit design |x Data processing | |
| 650 | 4 | |a Integrated circuits |x Large scale integration | |
| 650 | 0 | 7 | |a Algorithmus |0 (DE-588)4001183-5 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Integrierte Schaltung |0 (DE-588)4027242-4 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Layout |0 (DE-588)4269003-1 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Entwurfsautomation |0 (DE-588)4312536-0 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Algorithmus |0 (DE-588)4001183-5 |D s |
| 689 | 0 | |5 DE-604 | |
| 689 | 1 | 0 | |a Integrierte Schaltung |0 (DE-588)4027242-4 |D s |
| 689 | 1 | |5 DE-604 | |
| 689 | 2 | 0 | |a Layout |0 (DE-588)4269003-1 |D s |
| 689 | 2 | |5 DE-604 | |
| 689 | 3 | 0 | |a Entwurfsautomation |0 (DE-588)4312536-0 |D s |
| 689 | 3 | |5 DE-604 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-015111127 | ||
Datensatz im Suchindex
| _version_ | 1804135840581943296 |
|---|---|
| adam_txt | |
| any_adam_object | |
| any_adam_object_boolean | |
| author | Pinter, Ron Y. |
| author_facet | Pinter, Ron Y. |
| author_role | aut |
| author_sort | Pinter, Ron Y. |
| author_variant | r y p ry ryp |
| building | Verbundindex |
| bvnumber | BV021895942 |
| callnumber-first | T - Technology |
| callnumber-label | TK7874 |
| callnumber-raw | TK7874 |
| callnumber-search | TK7874 |
| callnumber-sort | TK 47874 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| ctrlnum | (OCoLC)9322077 (DE-599)BVBBV021895942 |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01593nam a2200481zc 4500</leader><controlfield tag="001">BV021895942</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20040301000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">910221s1982 d||| |||| 00||| eng d</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)9322077</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV021895942</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-706</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7874</subfield></datafield><datafield tag="088" ind1=" " ind2=" "><subfield code="a">MIT LCS TR 291</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Pinter, Ron Y.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">The impact of layer assignment methods on layout algorithms for integrated circuits</subfield><subfield code="c">by Ron Yair Pinter</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">1982</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">144 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Cambridge, Mass., Mass. Inst. of Technology, Diss., 1982</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Datenverarbeitung</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Algorithms</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computational complexity</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronic circuit design</subfield><subfield code="x">Data processing</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Large scale integration</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Algorithmus</subfield><subfield code="0">(DE-588)4001183-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Integrierte Schaltung</subfield><subfield code="0">(DE-588)4027242-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Layout</subfield><subfield code="0">(DE-588)4269003-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurfsautomation</subfield><subfield code="0">(DE-588)4312536-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Algorithmus</subfield><subfield code="0">(DE-588)4001183-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Integrierte Schaltung</subfield><subfield code="0">(DE-588)4027242-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="2" ind2="0"><subfield code="a">Layout</subfield><subfield code="0">(DE-588)4269003-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="2" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="3" ind2="0"><subfield code="a">Entwurfsautomation</subfield><subfield code="0">(DE-588)4312536-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="3" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-015111127</subfield></datafield></record></collection> |
| id | DE-604.BV021895942 |
| illustrated | Illustrated |
| index_date | 2024-07-02T16:04:23Z |
| indexdate | 2024-07-09T20:46:54Z |
| institution | BVB |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-015111127 |
| oclc_num | 9322077 |
| open_access_boolean | |
| owner | DE-706 |
| owner_facet | DE-706 |
| physical | 144 S. graph. Darst. |
| publishDate | 1982 |
| publishDateSearch | 1982 |
| publishDateSort | 1982 |
| record_format | marc |
| spelling | Pinter, Ron Y. Verfasser aut The impact of layer assignment methods on layout algorithms for integrated circuits by Ron Yair Pinter 1982 144 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Cambridge, Mass., Mass. Inst. of Technology, Diss., 1982 Datenverarbeitung Algorithms Computational complexity Electronic circuit design Data processing Integrated circuits Large scale integration Algorithmus (DE-588)4001183-5 gnd rswk-swf Integrierte Schaltung (DE-588)4027242-4 gnd rswk-swf Layout (DE-588)4269003-1 gnd rswk-swf Entwurfsautomation (DE-588)4312536-0 gnd rswk-swf Algorithmus (DE-588)4001183-5 s DE-604 Integrierte Schaltung (DE-588)4027242-4 s Layout (DE-588)4269003-1 s Entwurfsautomation (DE-588)4312536-0 s |
| spellingShingle | Pinter, Ron Y. The impact of layer assignment methods on layout algorithms for integrated circuits Datenverarbeitung Algorithms Computational complexity Electronic circuit design Data processing Integrated circuits Large scale integration Algorithmus (DE-588)4001183-5 gnd Integrierte Schaltung (DE-588)4027242-4 gnd Layout (DE-588)4269003-1 gnd Entwurfsautomation (DE-588)4312536-0 gnd |
| subject_GND | (DE-588)4001183-5 (DE-588)4027242-4 (DE-588)4269003-1 (DE-588)4312536-0 |
| title | The impact of layer assignment methods on layout algorithms for integrated circuits |
| title_auth | The impact of layer assignment methods on layout algorithms for integrated circuits |
| title_exact_search | The impact of layer assignment methods on layout algorithms for integrated circuits |
| title_exact_search_txtP | The impact of layer assignment methods on layout algorithms for integrated circuits |
| title_full | The impact of layer assignment methods on layout algorithms for integrated circuits by Ron Yair Pinter |
| title_fullStr | The impact of layer assignment methods on layout algorithms for integrated circuits by Ron Yair Pinter |
| title_full_unstemmed | The impact of layer assignment methods on layout algorithms for integrated circuits by Ron Yair Pinter |
| title_short | The impact of layer assignment methods on layout algorithms for integrated circuits |
| title_sort | the impact of layer assignment methods on layout algorithms for integrated circuits |
| topic | Datenverarbeitung Algorithms Computational complexity Electronic circuit design Data processing Integrated circuits Large scale integration Algorithmus (DE-588)4001183-5 gnd Integrierte Schaltung (DE-588)4027242-4 gnd Layout (DE-588)4269003-1 gnd Entwurfsautomation (DE-588)4312536-0 gnd |
| topic_facet | Datenverarbeitung Algorithms Computational complexity Electronic circuit design Data processing Integrated circuits Large scale integration Algorithmus Integrierte Schaltung Layout Entwurfsautomation |
| work_keys_str_mv | AT pinterrony theimpactoflayerassignmentmethodsonlayoutalgorithmsforintegratedcircuits |