Specification and verfication techniques for parallel programs based on message semantics:
This thesis presents formal specification and verification techniques for both serial and parallel programs written in SIMULA-like object oriented languages. These techniques are based on the notion of states of individual objects which are defined uniformly in serial and parallel computations. They...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Buch |
Sprache: | English |
Veröffentlicht: |
Cambridge, Mass.
Mass. Inst. of Technology, Laboratory for Computer Science
1977
|
Schlagworte: | |
Zusammenfassung: | This thesis presents formal specification and verification techniques for both serial and parallel programs written in SIMULA-like object oriented languages. These techniques are based on the notion of states of individual objects which are defined uniformly in serial and parallel computations. They can specify and verify the behavior of data and procedural objects in multi-process environments, thus overcoming some of the difficulties in dealing with parallelism which characterized previous work on formal specifications for abstract data types. Among others, the specifications and verifications of a bounded buffer and air line reservation systems are given. Using a model of a simple post office illustrates our specification and verification techniques for systems, such as operating systems and multi-user data base systems, which are characterized by complex internal concurrent activities. It is demonstrated that the specifications of the overall functions of the system which are called task specifications can be derived from specifications of the individual behavior and mutual interaction of the subsystems. A method of defining states of individual objects as mathematical functions is suggested. |
Beschreibung: | Zugl.: Diss., 1977 |
Beschreibung: | 221 S. |
Internformat
MARC
LEADER | 00000nam a2200000zc 4500 | ||
---|---|---|---|
001 | BV021878942 | ||
003 | DE-604 | ||
005 | 20150310 | ||
007 | t | ||
008 | 880705s1977 |||| 00||| eng d | ||
035 | |a (OCoLC)227486445 | ||
035 | |a (DE-599)BVBBV021878942 | ||
040 | |a DE-604 |b ger | ||
041 | 0 | |a eng | |
049 | |a DE-706 | ||
088 | |a MIT/LCS/TR-191 | ||
100 | 1 | |a Yonezawa, Akinori |d 1947- |e Verfasser |0 (DE-588)1058843044 |4 aut | |
245 | 1 | 0 | |a Specification and verfication techniques for parallel programs based on message semantics |
264 | 1 | |a Cambridge, Mass. |b Mass. Inst. of Technology, Laboratory for Computer Science |c 1977 | |
300 | |a 221 S. | ||
336 | |b txt |2 rdacontent | ||
337 | |b n |2 rdamedia | ||
338 | |b nc |2 rdacarrier | ||
500 | |a Zugl.: Diss., 1977 | ||
520 | 3 | |a This thesis presents formal specification and verification techniques for both serial and parallel programs written in SIMULA-like object oriented languages. These techniques are based on the notion of states of individual objects which are defined uniformly in serial and parallel computations. They can specify and verify the behavior of data and procedural objects in multi-process environments, thus overcoming some of the difficulties in dealing with parallelism which characterized previous work on formal specifications for abstract data types. Among others, the specifications and verifications of a bounded buffer and air line reservation systems are given. Using a model of a simple post office illustrates our specification and verification techniques for systems, such as operating systems and multi-user data base systems, which are characterized by complex internal concurrent activities. It is demonstrated that the specifications of the overall functions of the system which are called task specifications can be derived from specifications of the individual behavior and mutual interaction of the subsystems. A method of defining states of individual objects as mathematical functions is suggested. | |
650 | 7 | |a Computer Hardware |2 scgdst | |
650 | 7 | |a Computer Programming and Software |2 scgdst | |
650 | 7 | |a Computer program verification |2 dtict | |
650 | 7 | |a Computer programs |2 dtict | |
650 | 7 | |a Delay |2 dtict | |
650 | 7 | |a Message processing |2 dtict | |
650 | 7 | |a Numerical Mathematics |2 scgdst | |
650 | 7 | |a Parallel processors |2 dtict | |
650 | 7 | |a Queueing theory |2 dtict | |
650 | 7 | |a Semantics |2 dtict | |
650 | 7 | |a Serial processors |2 dtict | |
650 | 7 | |a Specifications |2 dtict | |
650 | 7 | |a Symbolic programming |2 dtict | |
650 | 7 | |a Theses |2 dtict | |
650 | 0 | 7 | |a Spezifikation |0 (DE-588)4139161-5 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Parallelverarbeitung |0 (DE-588)4075860-6 |2 gnd |9 rswk-swf |
689 | 0 | 0 | |a Parallelverarbeitung |0 (DE-588)4075860-6 |D s |
689 | 0 | |5 DE-604 | |
689 | 1 | 0 | |a Spezifikation |0 (DE-588)4139161-5 |D s |
689 | 1 | |5 DE-604 | |
999 | |a oai:aleph.bib-bvb.de:BVB01-015094435 |
Datensatz im Suchindex
_version_ | 1804135818896343040 |
---|---|
adam_txt | |
any_adam_object | |
any_adam_object_boolean | |
author | Yonezawa, Akinori 1947- |
author_GND | (DE-588)1058843044 |
author_facet | Yonezawa, Akinori 1947- |
author_role | aut |
author_sort | Yonezawa, Akinori 1947- |
author_variant | a y ay |
building | Verbundindex |
bvnumber | BV021878942 |
ctrlnum | (OCoLC)227486445 (DE-599)BVBBV021878942 |
format | Book |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02926nam a2200517zc 4500</leader><controlfield tag="001">BV021878942</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20150310 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">880705s1977 |||| 00||| eng d</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)227486445</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV021878942</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-706</subfield></datafield><datafield tag="088" ind1=" " ind2=" "><subfield code="a">MIT/LCS/TR-191</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Yonezawa, Akinori</subfield><subfield code="d">1947-</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)1058843044</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Specification and verfication techniques for parallel programs based on message semantics</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Cambridge, Mass.</subfield><subfield code="b">Mass. Inst. of Technology, Laboratory for Computer Science</subfield><subfield code="c">1977</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">221 S.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Zugl.: Diss., 1977</subfield></datafield><datafield tag="520" ind1="3" ind2=" "><subfield code="a">This thesis presents formal specification and verification techniques for both serial and parallel programs written in SIMULA-like object oriented languages. These techniques are based on the notion of states of individual objects which are defined uniformly in serial and parallel computations. They can specify and verify the behavior of data and procedural objects in multi-process environments, thus overcoming some of the difficulties in dealing with parallelism which characterized previous work on formal specifications for abstract data types. Among others, the specifications and verifications of a bounded buffer and air line reservation systems are given. Using a model of a simple post office illustrates our specification and verification techniques for systems, such as operating systems and multi-user data base systems, which are characterized by complex internal concurrent activities. It is demonstrated that the specifications of the overall functions of the system which are called task specifications can be derived from specifications of the individual behavior and mutual interaction of the subsystems. A method of defining states of individual objects as mathematical functions is suggested.</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Computer Hardware</subfield><subfield code="2">scgdst</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Computer Programming and Software</subfield><subfield code="2">scgdst</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Computer program verification</subfield><subfield code="2">dtict</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Computer programs</subfield><subfield code="2">dtict</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Delay</subfield><subfield code="2">dtict</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Message processing</subfield><subfield code="2">dtict</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Numerical Mathematics</subfield><subfield code="2">scgdst</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Parallel processors</subfield><subfield code="2">dtict</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Queueing theory</subfield><subfield code="2">dtict</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Semantics</subfield><subfield code="2">dtict</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Serial processors</subfield><subfield code="2">dtict</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Specifications</subfield><subfield code="2">dtict</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Symbolic programming</subfield><subfield code="2">dtict</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Theses</subfield><subfield code="2">dtict</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Spezifikation</subfield><subfield code="0">(DE-588)4139161-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Parallelverarbeitung</subfield><subfield code="0">(DE-588)4075860-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Parallelverarbeitung</subfield><subfield code="0">(DE-588)4075860-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Spezifikation</subfield><subfield code="0">(DE-588)4139161-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-015094435</subfield></datafield></record></collection> |
id | DE-604.BV021878942 |
illustrated | Not Illustrated |
index_date | 2024-07-02T16:03:41Z |
indexdate | 2024-07-09T20:46:33Z |
institution | BVB |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-015094435 |
oclc_num | 227486445 |
open_access_boolean | |
owner | DE-706 |
owner_facet | DE-706 |
physical | 221 S. |
publishDate | 1977 |
publishDateSearch | 1977 |
publishDateSort | 1977 |
publisher | Mass. Inst. of Technology, Laboratory for Computer Science |
record_format | marc |
spelling | Yonezawa, Akinori 1947- Verfasser (DE-588)1058843044 aut Specification and verfication techniques for parallel programs based on message semantics Cambridge, Mass. Mass. Inst. of Technology, Laboratory for Computer Science 1977 221 S. txt rdacontent n rdamedia nc rdacarrier Zugl.: Diss., 1977 This thesis presents formal specification and verification techniques for both serial and parallel programs written in SIMULA-like object oriented languages. These techniques are based on the notion of states of individual objects which are defined uniformly in serial and parallel computations. They can specify and verify the behavior of data and procedural objects in multi-process environments, thus overcoming some of the difficulties in dealing with parallelism which characterized previous work on formal specifications for abstract data types. Among others, the specifications and verifications of a bounded buffer and air line reservation systems are given. Using a model of a simple post office illustrates our specification and verification techniques for systems, such as operating systems and multi-user data base systems, which are characterized by complex internal concurrent activities. It is demonstrated that the specifications of the overall functions of the system which are called task specifications can be derived from specifications of the individual behavior and mutual interaction of the subsystems. A method of defining states of individual objects as mathematical functions is suggested. Computer Hardware scgdst Computer Programming and Software scgdst Computer program verification dtict Computer programs dtict Delay dtict Message processing dtict Numerical Mathematics scgdst Parallel processors dtict Queueing theory dtict Semantics dtict Serial processors dtict Specifications dtict Symbolic programming dtict Theses dtict Spezifikation (DE-588)4139161-5 gnd rswk-swf Parallelverarbeitung (DE-588)4075860-6 gnd rswk-swf Parallelverarbeitung (DE-588)4075860-6 s DE-604 Spezifikation (DE-588)4139161-5 s |
spellingShingle | Yonezawa, Akinori 1947- Specification and verfication techniques for parallel programs based on message semantics Computer Hardware scgdst Computer Programming and Software scgdst Computer program verification dtict Computer programs dtict Delay dtict Message processing dtict Numerical Mathematics scgdst Parallel processors dtict Queueing theory dtict Semantics dtict Serial processors dtict Specifications dtict Symbolic programming dtict Theses dtict Spezifikation (DE-588)4139161-5 gnd Parallelverarbeitung (DE-588)4075860-6 gnd |
subject_GND | (DE-588)4139161-5 (DE-588)4075860-6 |
title | Specification and verfication techniques for parallel programs based on message semantics |
title_auth | Specification and verfication techniques for parallel programs based on message semantics |
title_exact_search | Specification and verfication techniques for parallel programs based on message semantics |
title_exact_search_txtP | Specification and verfication techniques for parallel programs based on message semantics |
title_full | Specification and verfication techniques for parallel programs based on message semantics |
title_fullStr | Specification and verfication techniques for parallel programs based on message semantics |
title_full_unstemmed | Specification and verfication techniques for parallel programs based on message semantics |
title_short | Specification and verfication techniques for parallel programs based on message semantics |
title_sort | specification and verfication techniques for parallel programs based on message semantics |
topic | Computer Hardware scgdst Computer Programming and Software scgdst Computer program verification dtict Computer programs dtict Delay dtict Message processing dtict Numerical Mathematics scgdst Parallel processors dtict Queueing theory dtict Semantics dtict Serial processors dtict Specifications dtict Symbolic programming dtict Theses dtict Spezifikation (DE-588)4139161-5 gnd Parallelverarbeitung (DE-588)4075860-6 gnd |
topic_facet | Computer Hardware Computer Programming and Software Computer program verification Computer programs Delay Message processing Numerical Mathematics Parallel processors Queueing theory Semantics Serial processors Specifications Symbolic programming Theses Spezifikation Parallelverarbeitung |
work_keys_str_mv | AT yonezawaakinori specificationandverficationtechniquesforparallelprogramsbasedonmessagesemantics |