Real-time control structures for block diagram schemata:
Block diagram schemata model computation systems in the context of an external environment. The environment imposes various constraints on the real-time performance of any implementation of a block diagram schemata. The model is used to provide precise definitions of real-time performance. The porti...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Cambridge, Mass.
Massachusetts Inst. of Technology, Laboratory for Computer Science
1978
|
| Schlagworte: | |
| Zusammenfassung: | Block diagram schemata model computation systems in the context of an external environment. The environment imposes various constraints on the real-time performance of any implementation of a block diagram schemata. The model is used to provide precise definitions of real-time performance. The portion of the implementation that affects the real-time performance is called the control structure. This research investigates several strategies for synthesizing control structures to satisfy the external real-time specifications. The simplest strategy is to execute all the blocks in the diagram in some fixed order. Control structures of this type have been somewhat ignored for time critical applications. The synthesis problem is shown to be solvable in the sense that acyclic control structures do not need to be considered. A branch-and-bound synthesis algorithm is presented which requires exponential time in the worst case. Although no efficient synthesis algorithm was found, the conjecture that the problem is NP-complete is not proved. |
| Beschreibung: | Zugl.: Diss., 1978 |
| Beschreibung: | 79 S. |
Internformat
MARC
| LEADER | 00000nam a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV021878913 | ||
| 003 | DE-604 | ||
| 005 | 20040229000000.0 | ||
| 007 | t | ||
| 008 | 880704s1978 |||| 00||| eng d | ||
| 035 | |a (OCoLC)227514564 | ||
| 035 | |a (DE-599)BVBBV021878913 | ||
| 040 | |a DE-604 |b ger | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-706 | ||
| 088 | |a MIT/LCS/TR-204 | ||
| 100 | 1 | |a Teixeira, Thomas J. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Real-time control structures for block diagram schemata |c by Thomas Joseph Teixeira |
| 264 | 1 | |a Cambridge, Mass. |b Massachusetts Inst. of Technology, Laboratory for Computer Science |c 1978 | |
| 300 | |a 79 S. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 500 | |a Zugl.: Diss., 1978 | ||
| 520 | 3 | |a Block diagram schemata model computation systems in the context of an external environment. The environment imposes various constraints on the real-time performance of any implementation of a block diagram schemata. The model is used to provide precise definitions of real-time performance. The portion of the implementation that affects the real-time performance is called the control structure. This research investigates several strategies for synthesizing control structures to satisfy the external real-time specifications. The simplest strategy is to execute all the blocks in the diagram in some fixed order. Control structures of this type have been somewhat ignored for time critical applications. The synthesis problem is shown to be solvable in the sense that acyclic control structures do not need to be considered. A branch-and-bound synthesis algorithm is presented which requires exponential time in the worst case. Although no efficient synthesis algorithm was found, the conjecture that the problem is NP-complete is not proved. | |
| 650 | 7 | |a Control theory |2 dtict | |
| 650 | 7 | |a Input output models |2 dtict | |
| 650 | 7 | |a Operations Research |2 scgdst | |
| 650 | 7 | |a Real time |2 dtict | |
| 650 | 7 | |a Scheduling |2 dtict | |
| 650 | 7 | |a Theses |2 dtict | |
| 650 | 0 | 7 | |a Flussdiagramm |0 (DE-588)4131768-3 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Echtzeitverarbeitung |0 (DE-588)4151002-1 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Flussdiagramm |0 (DE-588)4131768-3 |D s |
| 689 | 0 | |5 DE-604 | |
| 689 | 1 | 0 | |a Echtzeitverarbeitung |0 (DE-588)4151002-1 |D s |
| 689 | 1 | |5 DE-604 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-015094406 | ||
Datensatz im Suchindex
| _version_ | 1804135818861740032 |
|---|---|
| adam_txt | |
| any_adam_object | |
| any_adam_object_boolean | |
| author | Teixeira, Thomas J. |
| author_facet | Teixeira, Thomas J. |
| author_role | aut |
| author_sort | Teixeira, Thomas J. |
| author_variant | t j t tj tjt |
| building | Verbundindex |
| bvnumber | BV021878913 |
| ctrlnum | (OCoLC)227514564 (DE-599)BVBBV021878913 |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02374nam a2200421zc 4500</leader><controlfield tag="001">BV021878913</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20040229000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">880704s1978 |||| 00||| eng d</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)227514564</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV021878913</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-706</subfield></datafield><datafield tag="088" ind1=" " ind2=" "><subfield code="a">MIT/LCS/TR-204</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Teixeira, Thomas J.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Real-time control structures for block diagram schemata</subfield><subfield code="c">by Thomas Joseph Teixeira</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Cambridge, Mass.</subfield><subfield code="b">Massachusetts Inst. of Technology, Laboratory for Computer Science</subfield><subfield code="c">1978</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">79 S.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Zugl.: Diss., 1978</subfield></datafield><datafield tag="520" ind1="3" ind2=" "><subfield code="a">Block diagram schemata model computation systems in the context of an external environment. The environment imposes various constraints on the real-time performance of any implementation of a block diagram schemata. The model is used to provide precise definitions of real-time performance. The portion of the implementation that affects the real-time performance is called the control structure. This research investigates several strategies for synthesizing control structures to satisfy the external real-time specifications. The simplest strategy is to execute all the blocks in the diagram in some fixed order. Control structures of this type have been somewhat ignored for time critical applications. The synthesis problem is shown to be solvable in the sense that acyclic control structures do not need to be considered. A branch-and-bound synthesis algorithm is presented which requires exponential time in the worst case. Although no efficient synthesis algorithm was found, the conjecture that the problem is NP-complete is not proved.</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Control theory</subfield><subfield code="2">dtict</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Input output models</subfield><subfield code="2">dtict</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Operations Research</subfield><subfield code="2">scgdst</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Real time</subfield><subfield code="2">dtict</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Scheduling</subfield><subfield code="2">dtict</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Theses</subfield><subfield code="2">dtict</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Flussdiagramm</subfield><subfield code="0">(DE-588)4131768-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Echtzeitverarbeitung</subfield><subfield code="0">(DE-588)4151002-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Flussdiagramm</subfield><subfield code="0">(DE-588)4131768-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Echtzeitverarbeitung</subfield><subfield code="0">(DE-588)4151002-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-015094406</subfield></datafield></record></collection> |
| id | DE-604.BV021878913 |
| illustrated | Not Illustrated |
| index_date | 2024-07-02T16:03:41Z |
| indexdate | 2024-07-09T20:46:33Z |
| institution | BVB |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-015094406 |
| oclc_num | 227514564 |
| open_access_boolean | |
| owner | DE-706 |
| owner_facet | DE-706 |
| physical | 79 S. |
| publishDate | 1978 |
| publishDateSearch | 1978 |
| publishDateSort | 1978 |
| publisher | Massachusetts Inst. of Technology, Laboratory for Computer Science |
| record_format | marc |
| spelling | Teixeira, Thomas J. Verfasser aut Real-time control structures for block diagram schemata by Thomas Joseph Teixeira Cambridge, Mass. Massachusetts Inst. of Technology, Laboratory for Computer Science 1978 79 S. txt rdacontent n rdamedia nc rdacarrier Zugl.: Diss., 1978 Block diagram schemata model computation systems in the context of an external environment. The environment imposes various constraints on the real-time performance of any implementation of a block diagram schemata. The model is used to provide precise definitions of real-time performance. The portion of the implementation that affects the real-time performance is called the control structure. This research investigates several strategies for synthesizing control structures to satisfy the external real-time specifications. The simplest strategy is to execute all the blocks in the diagram in some fixed order. Control structures of this type have been somewhat ignored for time critical applications. The synthesis problem is shown to be solvable in the sense that acyclic control structures do not need to be considered. A branch-and-bound synthesis algorithm is presented which requires exponential time in the worst case. Although no efficient synthesis algorithm was found, the conjecture that the problem is NP-complete is not proved. Control theory dtict Input output models dtict Operations Research scgdst Real time dtict Scheduling dtict Theses dtict Flussdiagramm (DE-588)4131768-3 gnd rswk-swf Echtzeitverarbeitung (DE-588)4151002-1 gnd rswk-swf Flussdiagramm (DE-588)4131768-3 s DE-604 Echtzeitverarbeitung (DE-588)4151002-1 s |
| spellingShingle | Teixeira, Thomas J. Real-time control structures for block diagram schemata Control theory dtict Input output models dtict Operations Research scgdst Real time dtict Scheduling dtict Theses dtict Flussdiagramm (DE-588)4131768-3 gnd Echtzeitverarbeitung (DE-588)4151002-1 gnd |
| subject_GND | (DE-588)4131768-3 (DE-588)4151002-1 |
| title | Real-time control structures for block diagram schemata |
| title_auth | Real-time control structures for block diagram schemata |
| title_exact_search | Real-time control structures for block diagram schemata |
| title_exact_search_txtP | Real-time control structures for block diagram schemata |
| title_full | Real-time control structures for block diagram schemata by Thomas Joseph Teixeira |
| title_fullStr | Real-time control structures for block diagram schemata by Thomas Joseph Teixeira |
| title_full_unstemmed | Real-time control structures for block diagram schemata by Thomas Joseph Teixeira |
| title_short | Real-time control structures for block diagram schemata |
| title_sort | real time control structures for block diagram schemata |
| topic | Control theory dtict Input output models dtict Operations Research scgdst Real time dtict Scheduling dtict Theses dtict Flussdiagramm (DE-588)4131768-3 gnd Echtzeitverarbeitung (DE-588)4151002-1 gnd |
| topic_facet | Control theory Input output models Operations Research Real time Scheduling Theses Flussdiagramm Echtzeitverarbeitung |
| work_keys_str_mv | AT teixeirathomasj realtimecontrolstructuresforblockdiagramschemata |