VLSI circuit layout: theory and design
Gespeichert in:
| Format: | Buch |
|---|---|
| Sprache: | Undetermined |
| Veröffentlicht: |
New York
IEEE Pr.
1985
|
| Schriftenreihe: | IEEE Press selected reprint series
|
| Schlagworte: | |
| Beschreibung: | VI, 271 S. graph. Darst. |
| ISBN: | 0879421932 |
Internformat
MARC
| LEADER | 00000nam a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV021877105 | ||
| 003 | DE-604 | ||
| 005 | 20060630000000.0 | ||
| 007 | t | ||
| 008 | 880412s1985 d||| |||| 00||| und d | ||
| 020 | |a 0879421932 |9 0-87942-193-2 | ||
| 035 | |a (OCoLC)634064080 | ||
| 035 | |a (DE-599)BVBBV021877105 | ||
| 040 | |a DE-604 |b ger | ||
| 041 | |a und | ||
| 049 | |a DE-706 | ||
| 245 | 1 | 0 | |a VLSI circuit layout |b theory and design |
| 264 | 1 | |a New York |b IEEE Pr. |c 1985 | |
| 300 | |a VI, 271 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 0 | |a IEEE Press selected reprint series | |
| 650 | 0 | 7 | |a Entwurf |0 (DE-588)4121208-3 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Layout |0 (DE-588)4269003-1 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |2 gnd |9 rswk-swf |
| 655 | 7 | |8 1\p |0 (DE-588)4143413-4 |a Aufsatzsammlung |2 gnd-content | |
| 689 | 0 | 0 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |D s |
| 689 | 0 | |5 DE-604 | |
| 689 | 1 | 0 | |a Layout |0 (DE-588)4269003-1 |D s |
| 689 | 1 | |5 DE-604 | |
| 689 | 2 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 2 | 1 | |a Entwurf |0 (DE-588)4121208-3 |D s |
| 689 | 2 | |8 2\p |5 DE-604 | |
| 700 | 1 | |a Hu, Dejiang |e Sonstige |4 oth | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-015092687 | ||
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
| 883 | 1 | |8 2\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
Datensatz im Suchindex
| _version_ | 1804135816768782336 |
|---|---|
| adam_txt | |
| any_adam_object | |
| any_adam_object_boolean | |
| building | Verbundindex |
| bvnumber | BV021877105 |
| ctrlnum | (OCoLC)634064080 (DE-599)BVBBV021877105 |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01469nam a2200433zc 4500</leader><controlfield tag="001">BV021877105</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20060630000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">880412s1985 d||| |||| 00||| und d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0879421932</subfield><subfield code="9">0-87942-193-2</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)634064080</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV021877105</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">und</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-706</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">VLSI circuit layout</subfield><subfield code="b">theory and design</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">New York</subfield><subfield code="b">IEEE Pr.</subfield><subfield code="c">1985</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">VI, 271 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">IEEE Press selected reprint series</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Layout</subfield><subfield code="0">(DE-588)4269003-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="8">1\p</subfield><subfield code="0">(DE-588)4143413-4</subfield><subfield code="a">Aufsatzsammlung</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Layout</subfield><subfield code="0">(DE-588)4269003-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="2" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="2" ind2="1"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="2" ind2=" "><subfield code="8">2\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Hu, Dejiang</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-015092687</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield></record></collection> |
| genre | 1\p (DE-588)4143413-4 Aufsatzsammlung gnd-content |
| genre_facet | Aufsatzsammlung |
| id | DE-604.BV021877105 |
| illustrated | Illustrated |
| index_date | 2024-07-02T16:03:37Z |
| indexdate | 2024-07-09T20:46:31Z |
| institution | BVB |
| isbn | 0879421932 |
| language | Undetermined |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-015092687 |
| oclc_num | 634064080 |
| open_access_boolean | |
| owner | DE-706 |
| owner_facet | DE-706 |
| physical | VI, 271 S. graph. Darst. |
| publishDate | 1985 |
| publishDateSearch | 1985 |
| publishDateSort | 1985 |
| publisher | IEEE Pr. |
| record_format | marc |
| series2 | IEEE Press selected reprint series |
| spelling | VLSI circuit layout theory and design New York IEEE Pr. 1985 VI, 271 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier IEEE Press selected reprint series Entwurf (DE-588)4121208-3 gnd rswk-swf VLSI (DE-588)4117388-0 gnd rswk-swf Layout (DE-588)4269003-1 gnd rswk-swf Schaltungsentwurf (DE-588)4179389-4 gnd rswk-swf 1\p (DE-588)4143413-4 Aufsatzsammlung gnd-content Schaltungsentwurf (DE-588)4179389-4 s DE-604 Layout (DE-588)4269003-1 s VLSI (DE-588)4117388-0 s Entwurf (DE-588)4121208-3 s 2\p DE-604 Hu, Dejiang Sonstige oth 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 2\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
| spellingShingle | VLSI circuit layout theory and design Entwurf (DE-588)4121208-3 gnd VLSI (DE-588)4117388-0 gnd Layout (DE-588)4269003-1 gnd Schaltungsentwurf (DE-588)4179389-4 gnd |
| subject_GND | (DE-588)4121208-3 (DE-588)4117388-0 (DE-588)4269003-1 (DE-588)4179389-4 (DE-588)4143413-4 |
| title | VLSI circuit layout theory and design |
| title_auth | VLSI circuit layout theory and design |
| title_exact_search | VLSI circuit layout theory and design |
| title_exact_search_txtP | VLSI circuit layout theory and design |
| title_full | VLSI circuit layout theory and design |
| title_fullStr | VLSI circuit layout theory and design |
| title_full_unstemmed | VLSI circuit layout theory and design |
| title_short | VLSI circuit layout |
| title_sort | vlsi circuit layout theory and design |
| title_sub | theory and design |
| topic | Entwurf (DE-588)4121208-3 gnd VLSI (DE-588)4117388-0 gnd Layout (DE-588)4269003-1 gnd Schaltungsentwurf (DE-588)4179389-4 gnd |
| topic_facet | Entwurf VLSI Layout Schaltungsentwurf Aufsatzsammlung |
| work_keys_str_mv | AT hudejiang vlsicircuitlayouttheoryanddesign |