ASIC and FPGA verification: a guide to component modeling
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Buch |
Sprache: | English |
Veröffentlicht: |
Amsterdam [u.a.]
Elsevier, Morgan Kaufmann
2005
|
Schriftenreihe: | The Morgan Kaufmann series in systems on silicon
|
Schlagworte: | |
Online-Zugang: | Publisher description |
Beschreibung: | Includes index. |
Beschreibung: | xx, 316 S. graph. Darst. 25 cm |
ISBN: | 0125105819 |
Internformat
MARC
LEADER | 00000nam a2200000zc 4500 | ||
---|---|---|---|
001 | BV021805528 | ||
003 | DE-604 | ||
005 | 20200306 | ||
007 | t | ||
008 | 061110s2005 ne d||| |||| 00||| eng d | ||
010 | |a 2004557557 | ||
020 | |a 0125105819 |c hbk. |9 0-12-510581-9 | ||
035 | |a (OCoLC)58565957 | ||
035 | |a (DE-599)BVBBV021805528 | ||
040 | |a DE-604 |b ger |e aacr | ||
041 | 0 | |a eng | |
044 | |a ne |c NL | ||
049 | |a DE-29T | ||
050 | 0 | |a TK7874.6 | |
082 | 0 | |a 621.3815 |2 22 | |
082 | 0 | |a 621.395 |2 22 | |
100 | 1 | |a Munden, Richard |e Verfasser |4 aut | |
245 | 1 | 0 | |a ASIC and FPGA verification |b a guide to component modeling |c Richard Munden |
264 | 1 | |a Amsterdam [u.a.] |b Elsevier, Morgan Kaufmann |c 2005 | |
300 | |a xx, 316 S. |b graph. Darst. |c 25 cm | ||
336 | |b txt |2 rdacontent | ||
337 | |b n |2 rdamedia | ||
338 | |b nc |2 rdacarrier | ||
490 | 0 | |a The Morgan Kaufmann series in systems on silicon | |
500 | |a Includes index. | ||
650 | 4 | |a Application specific integrated circuits | |
650 | 0 | 7 | |a Kundenspezifische Schaltung |0 (DE-588)4122250-7 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Field programmable gate array |0 (DE-588)4347749-5 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Verifikation |0 (DE-588)4135577-5 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Digitalelektronik |0 (DE-588)4260328-6 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Integrierte Schaltung |0 (DE-588)4027242-4 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Hierarchische Simulation |0 (DE-588)4426470-7 |2 gnd |9 rswk-swf |
689 | 0 | 0 | |a Digitalelektronik |0 (DE-588)4260328-6 |D s |
689 | 0 | 1 | |a Integrierte Schaltung |0 (DE-588)4027242-4 |D s |
689 | 0 | 2 | |a Verifikation |0 (DE-588)4135577-5 |D s |
689 | 0 | |5 DE-604 | |
689 | 1 | 0 | |a Kundenspezifische Schaltung |0 (DE-588)4122250-7 |D s |
689 | 1 | 1 | |a Field programmable gate array |0 (DE-588)4347749-5 |D s |
689 | 1 | 2 | |a Hierarchische Simulation |0 (DE-588)4426470-7 |D s |
689 | 1 | |5 DE-604 | |
856 | 4 | |u http://www.loc.gov/catdir/enhancements/fy0664/2004557557-d.html |3 Publisher description | |
999 | |a oai:aleph.bib-bvb.de:BVB01-015017899 |
Datensatz im Suchindex
_version_ | 1804135723262017536 |
---|---|
adam_txt | |
any_adam_object | |
any_adam_object_boolean | |
author | Munden, Richard |
author_facet | Munden, Richard |
author_role | aut |
author_sort | Munden, Richard |
author_variant | r m rm |
building | Verbundindex |
bvnumber | BV021805528 |
callnumber-first | T - Technology |
callnumber-label | TK7874 |
callnumber-raw | TK7874.6 |
callnumber-search | TK7874.6 |
callnumber-sort | TK 47874.6 |
callnumber-subject | TK - Electrical and Nuclear Engineering |
ctrlnum | (OCoLC)58565957 (DE-599)BVBBV021805528 |
dewey-full | 621.3815 621.395 |
dewey-hundreds | 600 - Technology (Applied sciences) |
dewey-ones | 621 - Applied physics |
dewey-raw | 621.3815 621.395 |
dewey-search | 621.3815 621.395 |
dewey-sort | 3621.3815 |
dewey-tens | 620 - Engineering and allied operations |
discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
discipline_str_mv | Elektrotechnik / Elektronik / Nachrichtentechnik |
format | Book |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01997nam a2200529zc 4500</leader><controlfield tag="001">BV021805528</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20200306 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">061110s2005 ne d||| |||| 00||| eng d</controlfield><datafield tag="010" ind1=" " ind2=" "><subfield code="a">2004557557</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0125105819</subfield><subfield code="c">hbk.</subfield><subfield code="9">0-12-510581-9</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)58565957</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV021805528</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="044" ind1=" " ind2=" "><subfield code="a">ne</subfield><subfield code="c">NL</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-29T</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7874.6</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3815</subfield><subfield code="2">22</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.395</subfield><subfield code="2">22</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Munden, Richard</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">ASIC and FPGA verification</subfield><subfield code="b">a guide to component modeling</subfield><subfield code="c">Richard Munden</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Amsterdam [u.a.]</subfield><subfield code="b">Elsevier, Morgan Kaufmann</subfield><subfield code="c">2005</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">xx, 316 S.</subfield><subfield code="b">graph. Darst.</subfield><subfield code="c">25 cm</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">The Morgan Kaufmann series in systems on silicon</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes index.</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Application specific integrated circuits</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Kundenspezifische Schaltung</subfield><subfield code="0">(DE-588)4122250-7</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Field programmable gate array</subfield><subfield code="0">(DE-588)4347749-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Verifikation</subfield><subfield code="0">(DE-588)4135577-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Digitalelektronik</subfield><subfield code="0">(DE-588)4260328-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Integrierte Schaltung</subfield><subfield code="0">(DE-588)4027242-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Hierarchische Simulation</subfield><subfield code="0">(DE-588)4426470-7</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Digitalelektronik</subfield><subfield code="0">(DE-588)4260328-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Integrierte Schaltung</subfield><subfield code="0">(DE-588)4027242-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Verifikation</subfield><subfield code="0">(DE-588)4135577-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Kundenspezifische Schaltung</subfield><subfield code="0">(DE-588)4122250-7</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">Field programmable gate array</subfield><subfield code="0">(DE-588)4347749-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="2"><subfield code="a">Hierarchische Simulation</subfield><subfield code="0">(DE-588)4426470-7</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="856" ind1="4" ind2=" "><subfield code="u">http://www.loc.gov/catdir/enhancements/fy0664/2004557557-d.html</subfield><subfield code="3">Publisher description</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-015017899</subfield></datafield></record></collection> |
id | DE-604.BV021805528 |
illustrated | Illustrated |
index_date | 2024-07-02T15:49:13Z |
indexdate | 2024-07-09T20:45:02Z |
institution | BVB |
isbn | 0125105819 |
language | English |
lccn | 2004557557 |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-015017899 |
oclc_num | 58565957 |
open_access_boolean | |
owner | DE-29T |
owner_facet | DE-29T |
physical | xx, 316 S. graph. Darst. 25 cm |
publishDate | 2005 |
publishDateSearch | 2005 |
publishDateSort | 2005 |
publisher | Elsevier, Morgan Kaufmann |
record_format | marc |
series2 | The Morgan Kaufmann series in systems on silicon |
spelling | Munden, Richard Verfasser aut ASIC and FPGA verification a guide to component modeling Richard Munden Amsterdam [u.a.] Elsevier, Morgan Kaufmann 2005 xx, 316 S. graph. Darst. 25 cm txt rdacontent n rdamedia nc rdacarrier The Morgan Kaufmann series in systems on silicon Includes index. Application specific integrated circuits Kundenspezifische Schaltung (DE-588)4122250-7 gnd rswk-swf Field programmable gate array (DE-588)4347749-5 gnd rswk-swf Verifikation (DE-588)4135577-5 gnd rswk-swf Digitalelektronik (DE-588)4260328-6 gnd rswk-swf Integrierte Schaltung (DE-588)4027242-4 gnd rswk-swf Hierarchische Simulation (DE-588)4426470-7 gnd rswk-swf Digitalelektronik (DE-588)4260328-6 s Integrierte Schaltung (DE-588)4027242-4 s Verifikation (DE-588)4135577-5 s DE-604 Kundenspezifische Schaltung (DE-588)4122250-7 s Field programmable gate array (DE-588)4347749-5 s Hierarchische Simulation (DE-588)4426470-7 s http://www.loc.gov/catdir/enhancements/fy0664/2004557557-d.html Publisher description |
spellingShingle | Munden, Richard ASIC and FPGA verification a guide to component modeling Application specific integrated circuits Kundenspezifische Schaltung (DE-588)4122250-7 gnd Field programmable gate array (DE-588)4347749-5 gnd Verifikation (DE-588)4135577-5 gnd Digitalelektronik (DE-588)4260328-6 gnd Integrierte Schaltung (DE-588)4027242-4 gnd Hierarchische Simulation (DE-588)4426470-7 gnd |
subject_GND | (DE-588)4122250-7 (DE-588)4347749-5 (DE-588)4135577-5 (DE-588)4260328-6 (DE-588)4027242-4 (DE-588)4426470-7 |
title | ASIC and FPGA verification a guide to component modeling |
title_auth | ASIC and FPGA verification a guide to component modeling |
title_exact_search | ASIC and FPGA verification a guide to component modeling |
title_exact_search_txtP | ASIC and FPGA verification a guide to component modeling |
title_full | ASIC and FPGA verification a guide to component modeling Richard Munden |
title_fullStr | ASIC and FPGA verification a guide to component modeling Richard Munden |
title_full_unstemmed | ASIC and FPGA verification a guide to component modeling Richard Munden |
title_short | ASIC and FPGA verification |
title_sort | asic and fpga verification a guide to component modeling |
title_sub | a guide to component modeling |
topic | Application specific integrated circuits Kundenspezifische Schaltung (DE-588)4122250-7 gnd Field programmable gate array (DE-588)4347749-5 gnd Verifikation (DE-588)4135577-5 gnd Digitalelektronik (DE-588)4260328-6 gnd Integrierte Schaltung (DE-588)4027242-4 gnd Hierarchische Simulation (DE-588)4426470-7 gnd |
topic_facet | Application specific integrated circuits Kundenspezifische Schaltung Field programmable gate array Verifikation Digitalelektronik Integrierte Schaltung Hierarchische Simulation |
url | http://www.loc.gov/catdir/enhancements/fy0664/2004557557-d.html |
work_keys_str_mv | AT mundenrichard asicandfpgaverificationaguidetocomponentmodeling |