Writing testbenches using SystemVerilog:
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Buch |
Sprache: | English |
Veröffentlicht: |
New York
Springer
2006
|
Schlagworte: | |
Beschreibung: | Includes bibliographical references and index |
Beschreibung: | XXVI, 412 S. 25 cm |
ISBN: | 9780387292212 9780387312750 0387312757 0387292217 |
Internformat
MARC
LEADER | 00000nam a2200000zc 4500 | ||
---|---|---|---|
001 | BV021780976 | ||
003 | DE-604 | ||
005 | 20100930 | ||
007 | t | ||
008 | 061024s2006 xxu |||| 00||| eng d | ||
010 | |a 2005938214 | ||
016 | 7 | |a 977544923 |2 DE-101 | |
020 | |a 9780387292212 |9 978-0-387-29221-2 | ||
020 | |a 9780387312750 |9 978-0-387-31275-0 | ||
020 | |a 0387312757 |9 0-387-31275-7 | ||
020 | |a 0387292217 |9 0-387-29221-7 | ||
035 | |a (OCoLC)318299663 | ||
035 | |a (DE-599)BVBBV021780976 | ||
040 | |a DE-604 |b ger |e aacr | ||
041 | 0 | |a eng | |
044 | |a xxu |c US | ||
049 | |a DE-1043 |a DE-92 | ||
082 | 0 | |a 620 | |
084 | |a ZN 4030 |0 (DE-625)157339: |2 rvk | ||
084 | |a 620 |2 sdnb | ||
100 | 1 | |a Bergeron, Janick |e Verfasser |4 aut | |
245 | 1 | 0 | |a Writing testbenches using SystemVerilog |c Janick Bergeron |
264 | 1 | |a New York |b Springer |c 2006 | |
300 | |a XXVI, 412 S. |c 25 cm | ||
336 | |b txt |2 rdacontent | ||
337 | |b n |2 rdamedia | ||
338 | |b nc |2 rdacarrier | ||
500 | |a Includes bibliographical references and index | ||
650 | 4 | |a Computer hardware description languages | |
650 | 4 | |a Integrated circuits |x Verification | |
650 | 0 | 7 | |a VERILOG |0 (DE-588)4268385-3 |2 gnd |9 rswk-swf |
689 | 0 | 0 | |a VERILOG |0 (DE-588)4268385-3 |D s |
689 | 0 | |5 DE-604 | |
999 | |a oai:aleph.bib-bvb.de:BVB01-014993746 |
Datensatz im Suchindex
_version_ | 1804135653781274624 |
---|---|
adam_txt | |
any_adam_object | |
any_adam_object_boolean | |
author | Bergeron, Janick |
author_facet | Bergeron, Janick |
author_role | aut |
author_sort | Bergeron, Janick |
author_variant | j b jb |
building | Verbundindex |
bvnumber | BV021780976 |
classification_rvk | ZN 4030 |
ctrlnum | (OCoLC)318299663 (DE-599)BVBBV021780976 |
dewey-full | 620 |
dewey-hundreds | 600 - Technology (Applied sciences) |
dewey-ones | 620 - Engineering and allied operations |
dewey-raw | 620 |
dewey-search | 620 |
dewey-sort | 3620 |
dewey-tens | 620 - Engineering and allied operations |
discipline | Maschinenbau / Maschinenwesen Elektrotechnik / Elektronik / Nachrichtentechnik |
discipline_str_mv | Maschinenbau / Maschinenwesen Elektrotechnik / Elektronik / Nachrichtentechnik |
format | Book |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01319nam a2200433zc 4500</leader><controlfield tag="001">BV021780976</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20100930 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">061024s2006 xxu |||| 00||| eng d</controlfield><datafield tag="010" ind1=" " ind2=" "><subfield code="a">2005938214</subfield></datafield><datafield tag="016" ind1="7" ind2=" "><subfield code="a">977544923</subfield><subfield code="2">DE-101</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780387292212</subfield><subfield code="9">978-0-387-29221-2</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780387312750</subfield><subfield code="9">978-0-387-31275-0</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0387312757</subfield><subfield code="9">0-387-31275-7</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0387292217</subfield><subfield code="9">0-387-29221-7</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)318299663</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV021780976</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="044" ind1=" " ind2=" "><subfield code="a">xxu</subfield><subfield code="c">US</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-1043</subfield><subfield code="a">DE-92</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">620</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4030</subfield><subfield code="0">(DE-625)157339:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">620</subfield><subfield code="2">sdnb</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Bergeron, Janick</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Writing testbenches using SystemVerilog</subfield><subfield code="c">Janick Bergeron</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">New York</subfield><subfield code="b">Springer</subfield><subfield code="c">2006</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XXVI, 412 S.</subfield><subfield code="c">25 cm</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references and index</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer hardware description languages</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Verification</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-014993746</subfield></datafield></record></collection> |
id | DE-604.BV021780976 |
illustrated | Not Illustrated |
index_date | 2024-07-02T15:41:32Z |
indexdate | 2024-07-09T20:43:56Z |
institution | BVB |
isbn | 9780387292212 9780387312750 0387312757 0387292217 |
language | English |
lccn | 2005938214 |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-014993746 |
oclc_num | 318299663 |
open_access_boolean | |
owner | DE-1043 DE-92 |
owner_facet | DE-1043 DE-92 |
physical | XXVI, 412 S. 25 cm |
publishDate | 2006 |
publishDateSearch | 2006 |
publishDateSort | 2006 |
publisher | Springer |
record_format | marc |
spelling | Bergeron, Janick Verfasser aut Writing testbenches using SystemVerilog Janick Bergeron New York Springer 2006 XXVI, 412 S. 25 cm txt rdacontent n rdamedia nc rdacarrier Includes bibliographical references and index Computer hardware description languages Integrated circuits Verification VERILOG (DE-588)4268385-3 gnd rswk-swf VERILOG (DE-588)4268385-3 s DE-604 |
spellingShingle | Bergeron, Janick Writing testbenches using SystemVerilog Computer hardware description languages Integrated circuits Verification VERILOG (DE-588)4268385-3 gnd |
subject_GND | (DE-588)4268385-3 |
title | Writing testbenches using SystemVerilog |
title_auth | Writing testbenches using SystemVerilog |
title_exact_search | Writing testbenches using SystemVerilog |
title_exact_search_txtP | Writing testbenches using SystemVerilog |
title_full | Writing testbenches using SystemVerilog Janick Bergeron |
title_fullStr | Writing testbenches using SystemVerilog Janick Bergeron |
title_full_unstemmed | Writing testbenches using SystemVerilog Janick Bergeron |
title_short | Writing testbenches using SystemVerilog |
title_sort | writing testbenches using systemverilog |
topic | Computer hardware description languages Integrated circuits Verification VERILOG (DE-588)4268385-3 gnd |
topic_facet | Computer hardware description languages Integrated circuits Verification VERILOG |
work_keys_str_mv | AT bergeronjanick writingtestbenchesusingsystemverilog |