EDA for IC system design, verification, and testing:
Gespeichert in:
Format: | Elektronisch E-Book |
---|---|
Sprache: | English |
Veröffentlicht: |
Boca Raton, FL
Taylor & Francis
2006
|
Schriftenreihe: | Electronic design automation for integrated circuits handbook
|
Schlagworte: | |
Online-Zugang: | Publisher description |
Beschreibung: | 1 Online-Ressource |
Internformat
MARC
LEADER | 00000nmm a2200000zc 4500 | ||
---|---|---|---|
001 | BV021748310 | ||
003 | DE-604 | ||
005 | 00000000000000.0 | ||
007 | cr|uuu---uuuuu | ||
008 | 060928s2006 xxu|||| o||u| ||||||eng d | ||
010 | |a 2005052924 | ||
035 | |a (OCoLC)301087604 | ||
035 | |a (DE-599)BVBBV021748310 | ||
040 | |a DE-604 |b ger |e aacr | ||
041 | 0 | |a eng | |
044 | |a xxu |c US | ||
050 | 0 | |a TK7874 | |
082 | 0 | |a 621.3815 | |
084 | |a ZN 5405 |0 (DE-625)157455: |2 rvk | ||
245 | 1 | 0 | |a EDA for IC system design, verification, and testing |c eds. Louis Scheffer ... |
264 | 1 | |a Boca Raton, FL |b Taylor & Francis |c 2006 | |
300 | |a 1 Online-Ressource | ||
336 | |b txt |2 rdacontent | ||
337 | |b c |2 rdamedia | ||
338 | |b cr |2 rdacarrier | ||
490 | 0 | |a Electronic design automation for integrated circuits handbook | |
650 | 4 | |a Architecture - Assiste - Bibvir - Cao - Circuit - Conception - Eda - Essai - Informatique - Integre | |
650 | 4 | |a Micro-Architecture - Ordinateur - Systeme - Technique - Test - Verification | |
650 | 4 | |a Circuits intégrés - Conception assistée par ordinateur | |
650 | 4 | |a Circuits intégrés - Vérification - Informatique | |
650 | 4 | |a Architektur | |
650 | 4 | |a Datenverarbeitung | |
650 | 4 | |a Integrated circuits |x Computer-aided design | |
650 | 4 | |a Integrated circuits |x Verification |x Data processing | |
655 | 4 | |a Ressources internet | |
700 | 1 | |a Scheffer, Louis |e Sonstige |4 oth | |
856 | 4 | |u http://www.loc.gov/catdir/enhancements/fy0654/2005052924-d.html |3 Publisher description | |
999 | |a oai:aleph.bib-bvb.de:BVB01-014961555 |
Datensatz im Suchindex
_version_ | 1804135603965526016 |
---|---|
adam_txt | |
any_adam_object | |
any_adam_object_boolean | |
building | Verbundindex |
bvnumber | BV021748310 |
callnumber-first | T - Technology |
callnumber-label | TK7874 |
callnumber-raw | TK7874 |
callnumber-search | TK7874 |
callnumber-sort | TK 47874 |
callnumber-subject | TK - Electrical and Nuclear Engineering |
classification_rvk | ZN 5405 |
ctrlnum | (OCoLC)301087604 (DE-599)BVBBV021748310 |
dewey-full | 621.3815 |
dewey-hundreds | 600 - Technology (Applied sciences) |
dewey-ones | 621 - Applied physics |
dewey-raw | 621.3815 |
dewey-search | 621.3815 |
dewey-sort | 3621.3815 |
dewey-tens | 620 - Engineering and allied operations |
discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
discipline_str_mv | Elektrotechnik / Elektronik / Nachrichtentechnik |
format | Electronic eBook |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01577nmm a2200421zc 4500</leader><controlfield tag="001">BV021748310</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">060928s2006 xxu|||| o||u| ||||||eng d</controlfield><datafield tag="010" ind1=" " ind2=" "><subfield code="a">2005052924</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)301087604</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV021748310</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="044" ind1=" " ind2=" "><subfield code="a">xxu</subfield><subfield code="c">US</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7874</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3815</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 5405</subfield><subfield code="0">(DE-625)157455:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">EDA for IC system design, verification, and testing</subfield><subfield code="c">eds. Louis Scheffer ...</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boca Raton, FL</subfield><subfield code="b">Taylor & Francis</subfield><subfield code="c">2006</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">Electronic design automation for integrated circuits handbook</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Architecture - Assiste - Bibvir - Cao - Circuit - Conception - Eda - Essai - Informatique - Integre</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Micro-Architecture - Ordinateur - Systeme - Technique - Test - Verification</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits intégrés - Conception assistée par ordinateur</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits intégrés - Vérification - Informatique</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Architektur</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Datenverarbeitung</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Computer-aided design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Verification</subfield><subfield code="x">Data processing</subfield></datafield><datafield tag="655" ind1=" " ind2="4"><subfield code="a">Ressources internet</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Scheffer, Louis</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="856" ind1="4" ind2=" "><subfield code="u">http://www.loc.gov/catdir/enhancements/fy0654/2005052924-d.html</subfield><subfield code="3">Publisher description</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-014961555</subfield></datafield></record></collection> |
genre | Ressources internet |
genre_facet | Ressources internet |
id | DE-604.BV021748310 |
illustrated | Not Illustrated |
index_date | 2024-07-02T15:31:26Z |
indexdate | 2024-07-09T20:43:08Z |
institution | BVB |
language | English |
lccn | 2005052924 |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-014961555 |
oclc_num | 301087604 |
open_access_boolean | |
physical | 1 Online-Ressource |
publishDate | 2006 |
publishDateSearch | 2006 |
publishDateSort | 2006 |
publisher | Taylor & Francis |
record_format | marc |
series2 | Electronic design automation for integrated circuits handbook |
spelling | EDA for IC system design, verification, and testing eds. Louis Scheffer ... Boca Raton, FL Taylor & Francis 2006 1 Online-Ressource txt rdacontent c rdamedia cr rdacarrier Electronic design automation for integrated circuits handbook Architecture - Assiste - Bibvir - Cao - Circuit - Conception - Eda - Essai - Informatique - Integre Micro-Architecture - Ordinateur - Systeme - Technique - Test - Verification Circuits intégrés - Conception assistée par ordinateur Circuits intégrés - Vérification - Informatique Architektur Datenverarbeitung Integrated circuits Computer-aided design Integrated circuits Verification Data processing Ressources internet Scheffer, Louis Sonstige oth http://www.loc.gov/catdir/enhancements/fy0654/2005052924-d.html Publisher description |
spellingShingle | EDA for IC system design, verification, and testing Architecture - Assiste - Bibvir - Cao - Circuit - Conception - Eda - Essai - Informatique - Integre Micro-Architecture - Ordinateur - Systeme - Technique - Test - Verification Circuits intégrés - Conception assistée par ordinateur Circuits intégrés - Vérification - Informatique Architektur Datenverarbeitung Integrated circuits Computer-aided design Integrated circuits Verification Data processing |
title | EDA for IC system design, verification, and testing |
title_auth | EDA for IC system design, verification, and testing |
title_exact_search | EDA for IC system design, verification, and testing |
title_exact_search_txtP | EDA for IC system design, verification, and testing |
title_full | EDA for IC system design, verification, and testing eds. Louis Scheffer ... |
title_fullStr | EDA for IC system design, verification, and testing eds. Louis Scheffer ... |
title_full_unstemmed | EDA for IC system design, verification, and testing eds. Louis Scheffer ... |
title_short | EDA for IC system design, verification, and testing |
title_sort | eda for ic system design verification and testing |
topic | Architecture - Assiste - Bibvir - Cao - Circuit - Conception - Eda - Essai - Informatique - Integre Micro-Architecture - Ordinateur - Systeme - Technique - Test - Verification Circuits intégrés - Conception assistée par ordinateur Circuits intégrés - Vérification - Informatique Architektur Datenverarbeitung Integrated circuits Computer-aided design Integrated circuits Verification Data processing |
topic_facet | Architecture - Assiste - Bibvir - Cao - Circuit - Conception - Eda - Essai - Informatique - Integre Micro-Architecture - Ordinateur - Systeme - Technique - Test - Verification Circuits intégrés - Conception assistée par ordinateur Circuits intégrés - Vérification - Informatique Architektur Datenverarbeitung Integrated circuits Computer-aided design Integrated circuits Verification Data processing Ressources internet |
url | http://www.loc.gov/catdir/enhancements/fy0654/2005052924-d.html |
work_keys_str_mv | AT schefferlouis edaforicsystemdesignverificationandtesting |