Computer systems architecture: a networking approach
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Harlow, England ; Munich [u.a.]
Pearson Prentice Hall
2006
|
| Ausgabe: | 2. ed. |
| Schlagworte: | |
| Online-Zugang: | Inhaltsverzeichnis |
| Beschreibung: | Includes bibliographical references and index |
| Beschreibung: | XXII, 730 S. graph. Darst. |
| ISBN: | 9780321340795 0321340795 |
Internformat
MARC
| LEADER | 00000nam a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV021696098 | ||
| 003 | DE-604 | ||
| 005 | 20190703 | ||
| 007 | t | ||
| 008 | 060815s2006 xxud||| |||| 00||| eng d | ||
| 010 | |a 2006049522 | ||
| 020 | |a 9780321340795 |9 978-0-321-34079-5 | ||
| 020 | |a 0321340795 |9 0-321-34079-5 | ||
| 035 | |a (OCoLC)70232408 | ||
| 035 | |a (DE-599)BVBBV021696098 | ||
| 040 | |a DE-604 |b ger |e aacr | ||
| 041 | 0 | |a eng | |
| 044 | |a xxu |c US | ||
| 049 | |a DE-703 |a DE-573 |a DE-91 | ||
| 050 | 0 | |a QA76.9.A73 | |
| 082 | 0 | |a 004.2/2 | |
| 084 | |a ST 150 |0 (DE-625)143594: |2 rvk | ||
| 100 | 1 | |a Williams, Rob |d 1948- |e Verfasser |0 (DE-588)1146316453 |4 aut | |
| 245 | 1 | 0 | |a Computer systems architecture |b a networking approach |c Rob Williams |
| 250 | |a 2. ed. | ||
| 264 | 1 | |a Harlow, England ; Munich [u.a.] |b Pearson Prentice Hall |c 2006 | |
| 300 | |a XXII, 730 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 500 | |a Includes bibliographical references and index | ||
| 650 | 4 | |a Ordinateurs - Architecture | |
| 650 | 4 | |a Réseaux d'ordinateurs - Architectures | |
| 650 | 4 | |a Computer architecture | |
| 650 | 4 | |a Computer network architectures | |
| 650 | 0 | 7 | |a Computerarchitektur |0 (DE-588)4048717-9 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Rechnernetz |0 (DE-588)4070085-9 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Rechnernetz |0 (DE-588)4070085-9 |D s |
| 689 | 0 | 1 | |a Computerarchitektur |0 (DE-588)4048717-9 |D s |
| 689 | 0 | |5 DE-604 | |
| 856 | 4 | 2 | |m HBZ Datenaustausch |q application/pdf |u http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=014910099&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |3 Inhaltsverzeichnis |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-014910099 | ||
Datensatz im Suchindex
| _version_ | 1804135524564205568 |
|---|---|
| adam_text | Titel: Computer systems architecture
Autor: Williams, Rob
Jahr: 2006
Preface xii
Preface to the first edition w
Recommended lab sessions xx
Part 1 Basic functions and facilities of a computer
Introduction: the hardware-software interface ]
1.1 Computer systems - the importance of networking
1.2 Hardware and software - mutual dependence
1.3 Programming your way into hardware - VHDL, a language for
electronic engineers
1.4 Systems administration - we all need to know
1.5 Voice, image and data - technological convergence
1.6 Windowing interfaces - WIMPs 1
1.7 The global Internet - connecting all the networks 1
1.8 Using the PC - a case study; more reasons to study CSA 1
Jgl The von Neumann Inheritance 2
Base 2 - the convenience of binary - 10110011100011110000 2
Stored program control - general-purpose machines 2
Instruction codes - machine action repertoire 2
Translation - compilers and assemblers 2
Linking - bringing it all together 2
Interpreters - executing high-level commands 3
Code sharing and reuse - let s not write it all again! 3
Data codes - numeric and character 3
The operating system - Unix and Windows 3
Client-server computing - the way of the Net 4
Reconfigurable hardware - an alternative to fetch-execute 4
vi Contents
Functional units and the fetch-execute cycle 47
3.1 The naming of parts - CPU, memory, 10 units 48
3.2 The CPU fetch-execute cycle - high-speed tedium 52
3.3 System bus - synchronous or asynchronous? 56
3.4 System clock - instruction cycle timing 59
3.5 Pre-fetching - early efforts to speed things up 61
3.6 Memory length - address width 63
3.7 Endian-ness - Microsoft vs. Unix, or Intel vs. Motorola? 65
3.8 Simple input-output - parallel ports 67
Building computers from logic: the control unit 73
Electronic Lego and logic - the advantage of modular units 74
Basic logic gates - truth tables for AND, OR, XOR and NOT 75
Truth tables and multiplexers - a simple but effective design tool 77
Programmable logic - reconfigurable logic chips 79
Traffic light controllers - impossible to avoid! 82
Circuit implementation from truth tables - some practical tips 83
Decoder logic - essential for control units and memories 85
CPU control unit - the brain 87
Washing machine controllers - a simple CU 88
RISC vs. CISC decoding - in search of faster computers 91
Building computers from logic: the ALU 97
5.1 De Morgan s equivalences - logical interchangeability 98
5.2 Binary addition - half adders, full adders, parallel adders 98
5.3 Binary subtraction - using two s complement integer format 101
5.4 Binary shifting - barrel shifter 103
5.5 Integer multiplication - shifting and adding 105
5.6 Floating-point numbers - from very, very large to very, very small 108
Building computers from logic: the memory 117
6.1 Data storage - one bit at a time 118
6.2 Memory devices - memory modules for computers 120
6.3 Static memory - a lot of fast flip-flops 121
6.4 Dynamic memory - a touch of analogue amid the digital 122
6.5 DRAM refreshing - something else to do 124
6.6 Page access memories - EDO and SDRAM 124
6.7 Memory mapping - addressing and decoding 127
6.8 10 port mapping - integration vs. differentiation 131
Contents vii
The Intel Pentium CPU 137
7.1 The Pentium - a high-performance microprocessor 138
7.2 CPU registers - temporary store for data and address variables 143
7.3 Instruction set - introduction to the basic Pentium set 148
7.4 Structure of instructions - how the CU sees it 149
7.5 CPU status flags - very short-term memory 151
7.6 Addressing modes - building effective addresses 153
7.7 Execution pipelines - the RISC speedup technique 155
7.8 Pentium 4 - extensions 157
7.9 Microsoft Developer Studio - using the debugger 158
Subroutines 167
8.1 The purpose of subroutines - saving space and effort 168
8.2 Return address - introducing the stack 169
8.3 Using subroutines - HLL programming 170
8.4 The stack - essential to most operations 172
8.5 Passing parameters - localizing a subroutine 173
8.6 Stack frame - all the local variables 176
8.7 Supporting HLLs - special CPU facilities for dealing with subroutines 179
8.8 Interrupt service routines - hardware-invoked subroutines 179
8.9 Accessing operating system routines - late binding 180
Simple input and output 185
9.1 Basic 10 methods - polling, interrupt and DMA 186
9.2 Peripheral interface registers - the programmer s viewpoint 187
9.3 Polling - single-character 10 191
9.4 Interrupt processing - service on demand 197
9.5 Critical data protection - how to communicate with interrupts 205
9.6 Buffered 10 - interrupt device drivers 209
9.7 Direct memory access (DMA) - autonomous hardware 210
9.8 Single-character 10 - screen and keyboard routines 212
Serial Connections 219
10.1 Serial transmission - data, signals and timing 220
10.2 Data format - encoding techniques 221
10.3 Timing synchronization - frequency and phase 224
10.4 Data codes and error control - parity, checksums, Hamming codes
and CRCs 227
10.5 Flow control - hardware and software methods 235
viii Contents
10.6 The 16550 UART - RS232 237
10.7 Serial mice - mechanical or optical 244
10.8 Serial ports - practical tips, avoiding the frustration 246
10.9 USB - Universal Serial Bus 246
10.10 Modems - modulating carrier waves 252
|P||| Parallel connections 263
11.1 Parallel interfaces - better performance 264
11.2 Centronics - more than a printer port but less than a bus 264
11.3 SCSI - the Small Computer Systems Interface 267
11.4 IDE - Intelligent Drive Electronics 271
11.5 AT/ISA - a computer standards success story 272
11.6 PCI - Peripheral Component Interconnection 275
11.7 Plug-and-Play - automatic configuration 278
11.8 PCMCIA - Personal Computer Memory Card
International Association 280
|pj|| The memory hierarchy 285
12.1 Levels of performance - you get what you pay for 286
12.2 Localization of access - exploiting repetition 288
12.3 Instruction and data caches - matching memory to CPU speed 293
12.4 Cache mapping - direct or associative 295
12.5 Virtual memory - segmentation and demand paging 299
12.6 Address formulation - when, where and how much 304
12.7 Hard disk usage - parameters, access scheduling and
data arrangement 306
12.8 Performance improvement - blocking, caching, depigmentation,
scheduling, RAM disk 310
12.9 Optical discs - CD-DA, CD-ROM, CD-RW and DVDs 312
12.10 DVD - Digital Versatile Disc 316
12.11 MPEG - video and audio compression 316
12.12 Flash sticks - the new floppy disk 323
Part 2 Networking and increased complexity
O The programmer s viewpoint 329
13.1 Different viewpoints - different needs 330
13.2 Application user - office packages 331
Contents ix
13.3 Systems administration - software installation and maintenance 333
13.4 HLL programmer - working with Java, C++, BASIC or C# 337
13.5 Systems programming - assembler and C 340
13.6 Hardware engineer - design and hardware maintenance 344
13.7 Layered virtual machines - hierarchical description 345
13.8 Assemblers - simple translators 346
13.9 Compilers - translation and more 347
tLM Local area networks 353
14.1 Reconnecting the users - email, printers and database 354
14.2 PC network interface - cabling and interface card 359
14.3 Ethernet - Carrier Sense, Multiple Access/Collision Detect 363
14.4 LAN addressing - logical and physical schemes 367
14.5 Host names - another layer of translation 370
14.6 Layering and encapsulation - TCP/IP software stack 371
14.7 Networked file systems - sharing files across a network 372
14.8 Interconnecting networks - gateways 374
14.9 Socket programming - an introduction to WinSock 374
Wide area networks 383
15.1 The Internet - origins 384
15.2 TCP/IP - the essential protocols 386
15.3 TCP - handling errors and flow control 390
15.4 IP routing - how packets find their way 392
15.5 DNS - Distributed Name Database 398
15.6 World Wide Web - the start 401
15.7 Browsing the Web - Netscape Navigator 403
15.8 HTTP - another protocol 407
15.9 Search engines - Google 409
15.10 Open Systems Interconnect - an idealized scheme 412
IJVfl Other networks 419
16.1 The PSTN - telephones 420
16.2 Cellnets - providers of mobile communications 426
16.3 ATM - Asynchronous Transfer Mode 435
16.4 Messaging - radio paging and packet radio networks 440
16.5 ISDN - totally digital 442
16.6 DSL - Digital Subscriber Line 446
16.7 Cable television - facilities for data transmission 447
x Contents
Introduction to operating systems 455
17.1 Historic origins - development of basic functions 456
17.2 Unix - a landmark operating system 459
17.3 Outline structure - modularization 462
17.4 Process management - initialization and dispatching 463
17.5 Scheduling decisions - time-slicing, demand preemption
or cooperative 469
17.6 Task communication - pipes and redirection 471
17.7 Exclusion and synchronization - semaphores and signals 473
17.8 Memory allocation - maiioc( )andfree( ) 479
17.9 User interface - GUIs and shells 481
17.10 Input-output management - device handlers 482
Ira Windows XP 491
18.1 Windows GUIs - responding to a need 492
18.2 Win32 - the preferred user API 494
18.3 Processes and threads - multitasking 495
18.4 Memory management - virtual memory implementation 496
18.5 Windows Registry - centralized administrative database 496
18.6 NTFS - Windows NT File System 498
18.7 File access - ACLs, permissions and security 499
18.8 Sharing software components - OLE, DDE and COM 502
18.9 Windows NT as a mainframe - Winframe terminal server 502
*191
Filing systems
507
19.1
Data storage - file systems and databases
508
19.2
The PC file allocation table - FAT
515
19.3
Unix inodes - they do it differently
518
19.4
Microsoft NTFS - complexity and security
523
19.5
RAID configuration - more security for the disk subsystem
525
19.6
File security - access controls
526
19.7
CD portable file system - multi-session contents lists
528
Visual output
533
20.1 Computers and graphics - capture, storage, processing
and redisplay 534
20.2 PC graphics adapter cards - graphics coprocessors 541
20.3 Laser printers - this is mechatronics! 547
20.4 Adobe PostScript - a page description language 549
20.5 WIMPs - remodelling the computer 554
Contents xi
20.6 Win32 - graphical API and more 555
20.7 The X Window system - enabling distributed processing 557
20.8 MMX technology - assisting graphical calculations 558
3| RISC processors: ARM and SPARC 563
21.1 Justifying RISC - increased instruction throughput 564
21.2 Pipeline techniques - more parallel operations 569
21.3 Superscalar methods - parallel parallelism 571
21.4 Register files - many more CPU registers 572
21.5 Branch prediction methods - maintaining the pipelines 574
21.6 Compiler support - an essential part of RISC 576
21.7 The ARM 32 bit CPU - origins 576
21.8 StrongARM processor - a 32 bit microcontroller 585
21.9 The HP iPAQ-a StrongARM PDA 588
21.10 Puppeteer - a StrongARM SBC 590
21.11 Sun SPARC - scalar processor architecture as RISC 592
21.12 Embedded systems - cross-development techniques 594
VLIW processors: the EPIC Itanium 601
22.1 Itanium 64 bit processor - introduction 602
22.2 Itanium assembler - increasing the control of the CPU 609
22.3 Run-time debugging - gvd/gdb 613
22.4 Future processor design - debate 615
Parallel processing 619
23.1 Parallel processing - the basis 620
23.2 Instruction-level parallelism (ILP) - pipelining 623
23.3 Superscalar - multiple execution units 623
23.4 Symmetric, shared memory multiprocessing (SMP) - the future? 623
23.5 Single-chip multiprocessors - the IBM Cell 626
23.6 Clusters and grids - application-level parallelism 629
Appendix: MS Visual Studio 8, Express Edition 635
Glossary 647
Answers to end-of-chapter questions 661
References 713
In H i
717
|
| adam_txt |
Titel: Computer systems architecture
Autor: Williams, Rob
Jahr: 2006
Preface xii
Preface to the first edition w
Recommended lab sessions xx
Part 1 Basic functions and facilities of a computer
Introduction: the hardware-software interface ]
1.1 Computer systems - the importance of networking
1.2 Hardware and software - mutual dependence
1.3 Programming your way into hardware - VHDL, a language for
electronic engineers
1.4 Systems administration - we all need to know
1.5 Voice, image and data - technological convergence
1.6 Windowing interfaces - WIMPs 1
1.7 The global Internet - connecting all the networks 1
1.8 Using the PC - a case study; more reasons to study CSA 1
Jgl The von Neumann Inheritance 2
Base 2 - the convenience of binary - 10110011100011110000 2
Stored program control - general-purpose machines 2
Instruction codes - machine action repertoire 2
Translation - compilers and assemblers 2
Linking - bringing it all together 2
Interpreters - executing high-level commands 3
Code sharing and reuse - let's not write it all again! 3
Data codes - numeric and character 3
The operating system - Unix and Windows 3
Client-server computing - the way of the Net 4
Reconfigurable hardware - an alternative to fetch-execute 4
vi Contents
Functional units and the fetch-execute cycle 47
3.1 The naming of parts - CPU, memory, 10 units 48
3.2 The CPU fetch-execute cycle - high-speed tedium 52
3.3 System bus - synchronous or asynchronous? 56
3.4 System clock - instruction cycle timing 59
3.5 Pre-fetching - early efforts to speed things up 61
3.6 Memory length - address width 63
3.7 Endian-ness - Microsoft vs. Unix, or Intel vs. Motorola? 65
3.8 Simple input-output - parallel ports 67
Building computers from logic: the control unit 73
Electronic Lego and logic - the advantage of modular units 74
Basic logic gates - truth tables for AND, OR, XOR and NOT 75
Truth tables and multiplexers - a simple but effective design tool 77
Programmable logic - reconfigurable logic chips 79
Traffic light controllers - impossible to avoid! 82
Circuit implementation from truth tables - some practical tips 83
Decoder logic - essential for control units and memories 85
CPU control unit - the 'brain' 87
Washing machine controllers - a simple CU 88
RISC vs. CISC decoding - in search of faster computers 91
Building computers from logic: the ALU 97
5.1 De Morgan's equivalences - logical interchangeability 98
5.2 Binary addition - half adders, full adders, parallel adders 98
5.3 Binary subtraction - using two's complement integer format 101
5.4 Binary shifting - barrel shifter 103
5.5 Integer multiplication - shifting and adding 105
5.6 Floating-point numbers - from very, very large to very, very small 108
Building computers from logic: the memory 117
6.1 Data storage - one bit at a time 118
6.2 Memory devices - memory modules for computers 120
6.3 Static memory - a lot of fast flip-flops 121
6.4 Dynamic memory - a touch of analogue amid the digital 122
6.5 DRAM refreshing - something else to do 124
6.6 Page access memories - EDO and SDRAM 124
6.7 Memory mapping - addressing and decoding 127
6.8 10 port mapping - integration vs. differentiation 131
Contents vii
The Intel Pentium CPU 137
7.1 The Pentium - a high-performance microprocessor 138
7.2 CPU registers - temporary store for data and address variables 143
7.3 Instruction set - introduction to the basic Pentium set 148
7.4 Structure of instructions - how the CU sees it 149
7.5 CPU status flags - very short-term memory 151
7.6 Addressing modes - building effective addresses 153
7.7 Execution pipelines - the RISC speedup technique 155
7.8 Pentium 4 - extensions 157
7.9 Microsoft Developer Studio - using the debugger 158
Subroutines 167
8.1 The purpose of subroutines - saving space and effort 168
8.2 Return address - introducing the stack 169
8.3 Using subroutines - HLL programming 170
8.4 The stack - essential to most operations 172
8.5 Passing parameters - localizing a subroutine 173
8.6 Stack frame - all the local variables 176
8.7 Supporting HLLs - special CPU facilities for dealing with subroutines 179
8.8 Interrupt service routines - hardware-invoked subroutines 179
8.9 Accessing operating system routines - late binding 180
Simple input and output 185
9.1 Basic 10 methods - polling, interrupt and DMA 186
9.2 Peripheral interface registers - the programmer's viewpoint 187
9.3 Polling - single-character 10 191
9.4 Interrupt processing - service on demand 197
9.5 Critical data protection - how to communicate with interrupts 205
9.6 Buffered 10 - interrupt device drivers 209
9.7 Direct memory access (DMA) - autonomous hardware 210
9.8 Single-character 10 - screen and keyboard routines 212
Serial Connections 219
10.1 Serial transmission - data, signals and timing 220
10.2 Data format - encoding techniques 221
10.3 Timing synchronization - frequency and phase 224
10.4 Data codes and error control - parity, checksums, Hamming codes
and CRCs 227
10.5 Flow control - hardware and software methods 235
viii Contents
10.6 The 16550 UART - RS232 237
10.7 Serial mice - mechanical or optical 244
10.8 Serial ports - practical tips, avoiding the frustration 246
10.9 USB - Universal Serial Bus 246
10.10 Modems - modulating carrier waves 252
|P||| Parallel connections 263
11.1 Parallel interfaces - better performance 264
11.2 Centronics - more than a printer port but less than a bus 264
11.3 SCSI - the Small Computer Systems Interface 267
11.4 IDE - Intelligent Drive Electronics 271
11.5 AT/ISA - a computer standards success story 272
11.6 PCI - Peripheral Component Interconnection 275
11.7 Plug-and-Play - automatic configuration 278
11.8 PCMCIA - Personal Computer Memory Card
International Association 280
|pj|| The memory hierarchy 285
12.1 Levels of performance - you get what you pay for 286
12.2 Localization of access - exploiting repetition 288
12.3 Instruction and data caches - matching memory to CPU speed 293
12.4 Cache mapping - direct or associative 295
12.5 Virtual memory - segmentation and demand paging 299
12.6 Address formulation - when, where and how much 304
12.7 Hard disk usage - parameters, access scheduling and
data arrangement 306
12.8 Performance improvement - blocking, caching, depigmentation,
scheduling, RAM disk 310
12.9 Optical discs - CD-DA, CD-ROM, CD-RW and DVDs 312
12.10 DVD - Digital Versatile Disc 316
12.11 MPEG - video and audio compression 316
12.12 Flash sticks - the new floppy disk 323
Part 2 Networking and increased complexity
O The programmer's viewpoint 329
13.1 Different viewpoints - different needs 330
13.2 Application user - office packages 331
Contents ix
13.3 Systems administration - software installation and maintenance 333
13.4 HLL programmer - working with Java, C++, BASIC or C# 337
13.5 Systems programming - assembler and C 340
13.6 Hardware engineer - design and hardware maintenance 344
13.7 Layered virtual machines - hierarchical description 345
13.8 Assemblers - simple translators 346
13.9 Compilers - translation and more 347
tLM Local area networks 353
14.1 Reconnecting the users - email, printers and database 354
14.2 PC network interface - cabling and interface card 359
14.3 Ethernet - Carrier Sense, Multiple Access/Collision Detect 363
14.4 LAN addressing - logical and physical schemes 367
14.5 Host names - another layer of translation 370
14.6 Layering and encapsulation - TCP/IP software stack 371
14.7 Networked file systems - sharing files across a network 372
14.8 Interconnecting networks - gateways 374
14.9 Socket programming - an introduction to WinSock 374
Wide area networks 383
15.1 The Internet - origins 384
15.2 TCP/IP - the essential protocols 386
15.3 TCP - handling errors and flow control 390
15.4 IP routing - how packets find their way 392
15.5 DNS - Distributed Name Database 398
15.6 World Wide Web - the start 401
15.7 Browsing the Web - Netscape Navigator 403
15.8 HTTP - another protocol 407
15.9 Search engines - Google 409
15.10 Open Systems Interconnect - an idealized scheme 412
IJVfl Other networks 419
16.1 The PSTN - telephones 420
16.2 Cellnets - providers of mobile communications 426
16.3 ATM - Asynchronous Transfer Mode 435
16.4 Messaging - radio paging and packet radio networks 440
16.5 ISDN - totally digital 442
16.6 DSL - Digital Subscriber Line 446
16.7 Cable television - facilities for data transmission 447
x Contents
Introduction to operating systems 455
17.1 Historic origins - development of basic functions 456
17.2 Unix - a landmark operating system 459
17.3 Outline structure - modularization 462
17.4 Process management - initialization and dispatching 463
17.5 Scheduling decisions - time-slicing, demand preemption
or cooperative 469
17.6 Task communication - pipes and redirection 471
17.7 Exclusion and synchronization - semaphores and signals 473
17.8 Memory allocation - maiioc( )andfree( ) 479
17.9 User interface - GUIs and shells 481
17.10 Input-output management - device handlers 482
Ira Windows XP 491
18.1 Windows GUIs - responding to a need 492
18.2 Win32 - the preferred user API 494
18.3 Processes and threads - multitasking 495
18.4 Memory management - virtual memory implementation 496
18.5 Windows Registry - centralized administrative database 496
18.6 NTFS - Windows NT File System 498
18.7 File access - ACLs, permissions and security 499
18.8 Sharing software components - OLE, DDE and COM 502
18.9 Windows NT as a mainframe - Winframe terminal server 502
*191
Filing systems
507
19.1
Data storage - file systems and databases
508
19.2
The PC file allocation table - FAT
515
19.3
Unix inodes - they do it differently
518
19.4
Microsoft NTFS - complexity and security
523
19.5
RAID configuration - more security for the disk subsystem
525
19.6
File security - access controls
526
19.7
CD portable file system - multi-session contents lists
528
Visual output
533
20.1 Computers and graphics - capture, storage, processing
and redisplay 534
20.2 PC graphics adapter cards - graphics coprocessors 541
20.3 Laser printers - this is mechatronics! 547
20.4 Adobe PostScript - a page description language 549
20.5 WIMPs - remodelling the computer 554
Contents xi
20.6 Win32 - graphical API and more 555
20.7 The X Window system - enabling distributed processing 557
20.8 MMX technology - assisting graphical calculations 558
3| RISC processors: ARM and SPARC 563
21.1 Justifying RISC - increased instruction throughput 564
21.2 Pipeline techniques - more parallel operations 569
21.3 Superscalar methods - parallel parallelism 571
21.4 Register files - many more CPU registers 572
21.5 Branch prediction methods - maintaining the pipelines 574
21.6 Compiler support - an essential part of RISC 576
21.7 The ARM 32 bit CPU - origins 576
21.8 StrongARM processor - a 32 bit microcontroller 585
21.9 The HP iPAQ-a StrongARM PDA 588
21.10 Puppeteer - a StrongARM SBC 590
21.11 Sun SPARC - scalar processor architecture as RISC 592
21.12 Embedded systems - cross-development techniques 594
VLIW processors: the EPIC Itanium 601
22.1 Itanium 64 bit processor - introduction 602
22.2 Itanium assembler - increasing the control of the CPU 609
22.3 Run-time debugging - gvd/gdb 613
22.4 Future processor design - debate 615
Parallel processing 619
23.1 Parallel processing - the basis 620
23.2 Instruction-level parallelism (ILP) - pipelining 623
23.3 Superscalar - multiple execution units 623
23.4 Symmetric, shared memory multiprocessing (SMP) - the future? 623
23.5 Single-chip multiprocessors - the IBM Cell 626
23.6 Clusters and grids - application-level parallelism 629
Appendix: MS Visual Studio 8, Express Edition 635
Glossary 647
Answers to end-of-chapter questions 661
References 713
In H i
717 |
| any_adam_object | 1 |
| any_adam_object_boolean | 1 |
| author | Williams, Rob 1948- |
| author_GND | (DE-588)1146316453 |
| author_facet | Williams, Rob 1948- |
| author_role | aut |
| author_sort | Williams, Rob 1948- |
| author_variant | r w rw |
| building | Verbundindex |
| bvnumber | BV021696098 |
| callnumber-first | Q - Science |
| callnumber-label | QA76 |
| callnumber-raw | QA76.9.A73 |
| callnumber-search | QA76.9.A73 |
| callnumber-sort | QA 276.9 A73 |
| callnumber-subject | QA - Mathematics |
| classification_rvk | ST 150 |
| ctrlnum | (OCoLC)70232408 (DE-599)BVBBV021696098 |
| dewey-full | 004.2/2 |
| dewey-hundreds | 000 - Computer science, information, general works |
| dewey-ones | 004 - Computer science |
| dewey-raw | 004.2/2 |
| dewey-search | 004.2/2 |
| dewey-sort | 14.2 12 |
| dewey-tens | 000 - Computer science, information, general works |
| discipline | Informatik |
| discipline_str_mv | Informatik |
| edition | 2. ed. |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01763nam a2200469zc 4500</leader><controlfield tag="001">BV021696098</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20190703 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">060815s2006 xxud||| |||| 00||| eng d</controlfield><datafield tag="010" ind1=" " ind2=" "><subfield code="a">2006049522</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780321340795</subfield><subfield code="9">978-0-321-34079-5</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0321340795</subfield><subfield code="9">0-321-34079-5</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)70232408</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV021696098</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="044" ind1=" " ind2=" "><subfield code="a">xxu</subfield><subfield code="c">US</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-703</subfield><subfield code="a">DE-573</subfield><subfield code="a">DE-91</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">QA76.9.A73</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">004.2/2</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 150</subfield><subfield code="0">(DE-625)143594:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Williams, Rob</subfield><subfield code="d">1948-</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)1146316453</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Computer systems architecture</subfield><subfield code="b">a networking approach</subfield><subfield code="c">Rob Williams</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">2. ed.</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Harlow, England ; Munich [u.a.]</subfield><subfield code="b">Pearson Prentice Hall</subfield><subfield code="c">2006</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XXII, 730 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references and index</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Ordinateurs - Architecture</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Réseaux d'ordinateurs - Architectures</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer architecture</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer network architectures</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Computerarchitektur</subfield><subfield code="0">(DE-588)4048717-9</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Rechnernetz</subfield><subfield code="0">(DE-588)4070085-9</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Rechnernetz</subfield><subfield code="0">(DE-588)4070085-9</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Computerarchitektur</subfield><subfield code="0">(DE-588)4048717-9</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="m">HBZ Datenaustausch</subfield><subfield code="q">application/pdf</subfield><subfield code="u">http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=014910099&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA</subfield><subfield code="3">Inhaltsverzeichnis</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-014910099</subfield></datafield></record></collection> |
| id | DE-604.BV021696098 |
| illustrated | Illustrated |
| index_date | 2024-07-02T15:15:47Z |
| indexdate | 2024-07-09T20:41:53Z |
| institution | BVB |
| isbn | 9780321340795 0321340795 |
| language | English |
| lccn | 2006049522 |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-014910099 |
| oclc_num | 70232408 |
| open_access_boolean | |
| owner | DE-703 DE-573 DE-91 DE-BY-TUM |
| owner_facet | DE-703 DE-573 DE-91 DE-BY-TUM |
| physical | XXII, 730 S. graph. Darst. |
| publishDate | 2006 |
| publishDateSearch | 2006 |
| publishDateSort | 2006 |
| publisher | Pearson Prentice Hall |
| record_format | marc |
| spelling | Williams, Rob 1948- Verfasser (DE-588)1146316453 aut Computer systems architecture a networking approach Rob Williams 2. ed. Harlow, England ; Munich [u.a.] Pearson Prentice Hall 2006 XXII, 730 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Includes bibliographical references and index Ordinateurs - Architecture Réseaux d'ordinateurs - Architectures Computer architecture Computer network architectures Computerarchitektur (DE-588)4048717-9 gnd rswk-swf Rechnernetz (DE-588)4070085-9 gnd rswk-swf Rechnernetz (DE-588)4070085-9 s Computerarchitektur (DE-588)4048717-9 s DE-604 HBZ Datenaustausch application/pdf http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=014910099&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA Inhaltsverzeichnis |
| spellingShingle | Williams, Rob 1948- Computer systems architecture a networking approach Ordinateurs - Architecture Réseaux d'ordinateurs - Architectures Computer architecture Computer network architectures Computerarchitektur (DE-588)4048717-9 gnd Rechnernetz (DE-588)4070085-9 gnd |
| subject_GND | (DE-588)4048717-9 (DE-588)4070085-9 |
| title | Computer systems architecture a networking approach |
| title_auth | Computer systems architecture a networking approach |
| title_exact_search | Computer systems architecture a networking approach |
| title_exact_search_txtP | Computer systems architecture a networking approach |
| title_full | Computer systems architecture a networking approach Rob Williams |
| title_fullStr | Computer systems architecture a networking approach Rob Williams |
| title_full_unstemmed | Computer systems architecture a networking approach Rob Williams |
| title_short | Computer systems architecture |
| title_sort | computer systems architecture a networking approach |
| title_sub | a networking approach |
| topic | Ordinateurs - Architecture Réseaux d'ordinateurs - Architectures Computer architecture Computer network architectures Computerarchitektur (DE-588)4048717-9 gnd Rechnernetz (DE-588)4070085-9 gnd |
| topic_facet | Ordinateurs - Architecture Réseaux d'ordinateurs - Architectures Computer architecture Computer network architectures Computerarchitektur Rechnernetz |
| url | http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=014910099&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |
| work_keys_str_mv | AT williamsrob computersystemsarchitectureanetworkingapproach |