Algorithms for VLSI design automation:
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Chichester [u.a.]
Wiley
2005
|
| Ausgabe: | Repr. 2004, update 2005 |
| Schlagworte: | |
| Beschreibung: | XIII, 326 S. graph. Darst. |
| ISBN: | 0471984892 |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV021644572 | ||
| 003 | DE-604 | ||
| 005 | 20060712 | ||
| 007 | t | ||
| 008 | 060705s2005 d||| |||| 00||| eng d | ||
| 020 | |a 0471984892 |9 0-471-98489-2 | ||
| 035 | |a (OCoLC)613787259 | ||
| 035 | |a (DE-599)BVBBV021644572 | ||
| 040 | |a DE-604 |b ger |e rakwb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-91 | ||
| 084 | |a ZN 4950 |0 (DE-625)157424: |2 rvk | ||
| 084 | |a ELT 355f |2 stub | ||
| 084 | |a ELT 272f |2 stub | ||
| 100 | 1 | |a Gerez, Sabih H. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Algorithms for VLSI design automation |c Sabih H. Gerez |
| 250 | |a Repr. 2004, update 2005 | ||
| 264 | 1 | |a Chichester [u.a.] |b Wiley |c 2005 | |
| 300 | |a XIII, 326 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 650 | 0 | 7 | |a Algorithmus |0 (DE-588)4001183-5 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Entwurf |0 (DE-588)4121208-3 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 0 | 1 | |a Entwurf |0 (DE-588)4121208-3 |D s |
| 689 | 0 | 2 | |a Algorithmus |0 (DE-588)4001183-5 |D s |
| 689 | 0 | |5 DE-604 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-014859300 | ||
Datensatz im Suchindex
| _version_ | 1804135448162861056 |
|---|---|
| adam_txt | |
| any_adam_object | |
| any_adam_object_boolean | |
| author | Gerez, Sabih H. |
| author_facet | Gerez, Sabih H. |
| author_role | aut |
| author_sort | Gerez, Sabih H. |
| author_variant | s h g sh shg |
| building | Verbundindex |
| bvnumber | BV021644572 |
| classification_rvk | ZN 4950 |
| classification_tum | ELT 355f ELT 272f |
| ctrlnum | (OCoLC)613787259 (DE-599)BVBBV021644572 |
| discipline | Elektrotechnik Elektrotechnik / Elektronik / Nachrichtentechnik |
| discipline_str_mv | Elektrotechnik Elektrotechnik / Elektronik / Nachrichtentechnik |
| edition | Repr. 2004, update 2005 |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01194nam a2200385 c 4500</leader><controlfield tag="001">BV021644572</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20060712 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">060705s2005 d||| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0471984892</subfield><subfield code="9">0-471-98489-2</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)613787259</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV021644572</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4950</subfield><subfield code="0">(DE-625)157424:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 355f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 272f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Gerez, Sabih H.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Algorithms for VLSI design automation</subfield><subfield code="c">Sabih H. Gerez</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">Repr. 2004, update 2005</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Chichester [u.a.]</subfield><subfield code="b">Wiley</subfield><subfield code="c">2005</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XIII, 326 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Algorithmus</subfield><subfield code="0">(DE-588)4001183-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Algorithmus</subfield><subfield code="0">(DE-588)4001183-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-014859300</subfield></datafield></record></collection> |
| id | DE-604.BV021644572 |
| illustrated | Illustrated |
| index_date | 2024-07-02T15:01:07Z |
| indexdate | 2024-07-09T20:40:40Z |
| institution | BVB |
| isbn | 0471984892 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-014859300 |
| oclc_num | 613787259 |
| open_access_boolean | |
| owner | DE-91 DE-BY-TUM |
| owner_facet | DE-91 DE-BY-TUM |
| physical | XIII, 326 S. graph. Darst. |
| publishDate | 2005 |
| publishDateSearch | 2005 |
| publishDateSort | 2005 |
| publisher | Wiley |
| record_format | marc |
| spelling | Gerez, Sabih H. Verfasser aut Algorithms for VLSI design automation Sabih H. Gerez Repr. 2004, update 2005 Chichester [u.a.] Wiley 2005 XIII, 326 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Algorithmus (DE-588)4001183-5 gnd rswk-swf Entwurf (DE-588)4121208-3 gnd rswk-swf VLSI (DE-588)4117388-0 gnd rswk-swf VLSI (DE-588)4117388-0 s Entwurf (DE-588)4121208-3 s Algorithmus (DE-588)4001183-5 s DE-604 |
| spellingShingle | Gerez, Sabih H. Algorithms for VLSI design automation Algorithmus (DE-588)4001183-5 gnd Entwurf (DE-588)4121208-3 gnd VLSI (DE-588)4117388-0 gnd |
| subject_GND | (DE-588)4001183-5 (DE-588)4121208-3 (DE-588)4117388-0 |
| title | Algorithms for VLSI design automation |
| title_auth | Algorithms for VLSI design automation |
| title_exact_search | Algorithms for VLSI design automation |
| title_exact_search_txtP | Algorithms for VLSI design automation |
| title_full | Algorithms for VLSI design automation Sabih H. Gerez |
| title_fullStr | Algorithms for VLSI design automation Sabih H. Gerez |
| title_full_unstemmed | Algorithms for VLSI design automation Sabih H. Gerez |
| title_short | Algorithms for VLSI design automation |
| title_sort | algorithms for vlsi design automation |
| topic | Algorithmus (DE-588)4001183-5 gnd Entwurf (DE-588)4121208-3 gnd VLSI (DE-588)4117388-0 gnd |
| topic_facet | Algorithmus Entwurf VLSI |
| work_keys_str_mv | AT gerezsabihh algorithmsforvlsidesignautomation |