Low-power deep sub-micron CMOS logic: sub-threshold current reduction
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Book |
| Language: | English |
| Published: |
Boston, Mass. [u.a.]
Kluwer, Acad. Publ.
2004
|
| Series: | The Kluwer international series in engineering and computer science
841 |
| Subjects: | |
| Online Access: | Inhaltsverzeichnis |
| Physical Description: | XIV, 154 S. graph. Darst. |
| ISBN: | 1402028482 1402028490 |
Staff View
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV021505246 | ||
| 003 | DE-604 | ||
| 005 | 20081209 | ||
| 007 | t | ||
| 008 | 060309s2004 d||| |||| 00||| eng d | ||
| 020 | |a 1402028482 |9 1-402-02848-2 | ||
| 020 | |a 1402028490 |c (ebook) |9 1-402-02849-0 | ||
| 035 | |a (OCoLC)57354345 | ||
| 035 | |a (DE-599)BVBBV021505246 | ||
| 040 | |a DE-604 |b ger | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-1043 | ||
| 050 | 0 | |a TK7874.66 | |
| 082 | 0 | |a 621.395 |2 22 | |
| 100 | 1 | |a Meer, Paul Robert van der |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Low-power deep sub-micron CMOS logic |b sub-threshold current reduction |c by P. R. van der Meer and A. van Staveren and A. H. M. van Roermund |
| 264 | 1 | |a Boston, Mass. [u.a.] |b Kluwer, Acad. Publ. |c 2004 | |
| 300 | |a XIV, 154 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 0 | |a The Kluwer international series in engineering and computer science |v 841 | |
| 650 | 4 | |a Low voltage integrated circuits |x Design | |
| 650 | 4 | |a Metal oxide semiconductors, Complementary | |
| 650 | 0 | 7 | |a CMOS-Schaltung |0 (DE-588)4148111-2 |2 gnd |9 rswk-swf |
| 655 | 7 | |8 1\p |0 (DE-588)4113937-9 |a Hochschulschrift |2 gnd-content | |
| 689 | 0 | 0 | |a CMOS-Schaltung |0 (DE-588)4148111-2 |D s |
| 689 | 0 | |5 DE-604 | |
| 700 | 1 | |a Staveren, Arie van |e Verfasser |4 aut | |
| 700 | 1 | |a Roermund, Arthur H. M. van |d 1951- |e Verfasser |0 (DE-588)142689297 |4 aut | |
| 856 | 4 | 2 | |m GBV Datenaustausch |q application/pdf |u http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=014721930&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |3 Inhaltsverzeichnis |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-014721930 | ||
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
Record in the Search Index
| _version_ | 1804135238394183680 |
|---|---|
| adam_text | LOW-POWER DEEP SUB-MICRON CMOS LOGIC SUB-THRESHOLD CURRENT REDUCTION BY
P.R. VAN DER MEER DELFT UNIVERSITY OF TECHNOLOGY. DELFT, THE NETHERLANDS
AND A. VAN STAVEREN NATIONAL SEMICONDUCTOR CORPORATION, DELFT, THE
NETHERLANDS AND A.H.M. VAN ROENNUND EINDHO VEN 11 N I VE RS ILY OF TECHN
OLOGY, EINDHOVEN, THE NETHERLANDS KLUWER ACADEMIC PUBLISHERS BOSTON /
DORDRECHT / LONDON CONTENTS INDEX OF SYMBOLS IX 1. INTRODUCTION 1 1.1
POWER-DISSIPATION TRENDS IN CMOS CIRCUITS 1 1.2 OVERVIEW OF PRESENT
POWER-REDUCTION SOLUTIONS 2 1.3 AIM AND SCOPE OF THIS BOOK 3 1.4
ORGANIZATION OFTHE BOOK 4 2. POWER VERSUS ENERGY 5 2.1 POWER
CONSIDERATIONS 5 2.2 ENERGY CONSIDERATIONS 8 2.3 CONCLUSIONS 9 3. POWER
DISSIPATION IN DIGITAL CMOS CIRCUITS 11 3.1 THERTNODYNAMICS OF
COMPUTATION 13 3.1.1 FUNDAMENTAL LIMITS OF POWER DISSIPATION 14 3.1.2
THERMODYNAMIC LAWS 17 3.2 FUNCTIONAL POWER DISSIPATION 19 3.3
PARASITICAL POWER DISSIPATION 22 3.3.1 LEAK AGE POWER DI S S IPATION 24
3.3.1.1 CHANNEL LEAKAGE CURRENT 24 3.3.1.2 DIODE LEAKAGE CURRENT 38
3.3.1.3 GATE LEAKAGE CURRENT 42 3.3.2 SHORT-CIRCUIT POWER DISSIPATION 45
3.4 TRENDS IN POWER DISSIPATION 48 3.5 CONCLUSIONS 49 V VI CONTENTS 4.
REDUCTION OF FUNCTIONAL POWER DTSSTPATTON 53 4.1 NODE TRANSITION-CYCLE
ACTIVITY FACTOR 53 4.2 CLOCK FREQUENCY 54 4.3 TRANSITION-CYCLE ENERGY 54
4.3.1 REVERSIBILITY FACTOR 57 4.3.1.1 RAMP-WISE CHARGING 59 4.3.1.2
STEP-WISE CHARGING 61 4.3.1.3 RESONANT CHARGING 63 4.3.2 LOAD
CAPACITANCE 68 4.3.3 VOTTAGE SWING 69 4.3.3.1 STATIC VOLTAGE SCALING 70
4.3.3.2 DYNAMIC VOLTAGE SCALING 72 4.4 CONCLUSIONS 75 5. REDUCTION OF
PARASITICAL POWER DISSTPATTON 77 5.1 LEAKAGE POWER DISSIPATION 77 5.1.1
CHANNEL LEAKAGE CURRENT 78 5.1.1.1 WEAK-INVERSION CURRENT 78 5.1.1.2
DRAIN-INDUCED BARRIER LOWERING CURRENT 80 5.1.1.3 CHANNEL EDGE CURRENT
81 5.1.2 DIODE LEAKAGE CURRENT 83 5.1.2.1 REVERSE BIAS LEAKAGE 83
5.1.2.2 GATE-INDUCED DRAIN LEAKAGE 84 5.1.3 GATE LEAKAGE CURRENT 85 5.2
SHORT-CIRCUIT POWER DISSIPATION 89 5.3 NEED FOR WEAK-INVERSION CURRENT
REDUCTION 90 5.4 CONCLUSIONS 91 6. WEAK-INVERSION CURRENT REDUCTION 93
6.1 CLASSIFICATION 93 6.1.1 POWER REDUCTION WITH STATE RETENTION 94
6.1.1.1 STORAGE IN INTRINSICALLY LOW-LEAKAGE MEMORY 95 6.1.1.2 SUBSTRATE
BIASING 96 6.1.1.3 SOURCE AND GATE BIASING 97 6.1.1.4 FIXED HIGH
THRESHOLD VOLTAGE 99 6.1.1.5 TRIPLE-S TECHNIQUE 100 6.1.2 POWER
REDUCTION WITHOUT STATE RETENTION 102 6.2 CONCLUSIONS 104 VLL 7.
EFFECTIVENESS OF WE AK-INVERSION CURRENT REDUCTION 105 7.1 GENERAL
EFFECTIVENESS 105 7.1.1 IDEAL CASE 106 7.1.2 DISSIPATION OF STORED
ENERGY 107 7.1.3 OVERHEAD COSTS 108 7.2 TECHNIQUE-SPECIFIC EFFECTIVENESS
111 7.2.1 EFFECTIVENESS OF SUBSTRATE BIASING 111 7.2.2 EFFECTIVENESS OF
SOURCE AND GATE BIASING 113 7.2.3 EFFECTIVENESS OF THE TRIPLE-S
TECHNIQUE 117 7.3 CONCLUSIONS 120 8. TRIPLE-S CIRCUIT DESIGNS 121 8.1
PROCESS FLOW 121 8.2 EXPERIMENTAL CIRCUITS 123 8.3 LEAKAGE, SPEED, AREA
AND FUNCTIONAL POWER 125 8.3.1 LEAKAGE 126 8.3.2 SPEED 129 8.3.3 AREA
131 8.3.4 FUNCTIONAL POWER 132 8.4 PRACTICAL APPLICATIONS AND
LIMITATIONS 135 8.5 CONCLUSIONS 137 9. CONCLUSIONS 139 10. S UMMARY 141
REFERENCES 145 INDEX 151
|
| adam_txt |
LOW-POWER DEEP SUB-MICRON CMOS LOGIC SUB-THRESHOLD CURRENT REDUCTION BY
P.R. VAN DER MEER DELFT UNIVERSITY OF TECHNOLOGY. DELFT, THE NETHERLANDS
AND A. VAN STAVEREN NATIONAL SEMICONDUCTOR CORPORATION, DELFT, THE
NETHERLANDS AND A.H.M. VAN ROENNUND EINDHO VEN 11 N I VE RS ILY OF TECHN
OLOGY, EINDHOVEN, THE NETHERLANDS KLUWER ACADEMIC PUBLISHERS BOSTON /
DORDRECHT / LONDON CONTENTS INDEX OF SYMBOLS IX 1. INTRODUCTION 1 1.1
POWER-DISSIPATION TRENDS IN CMOS CIRCUITS 1 1.2 OVERVIEW OF PRESENT
POWER-REDUCTION SOLUTIONS 2 1.3 AIM AND SCOPE OF THIS BOOK 3 1.4
ORGANIZATION OFTHE BOOK 4 2. POWER VERSUS ENERGY 5 2.1 POWER
CONSIDERATIONS 5 2.2 ENERGY CONSIDERATIONS 8 2.3 CONCLUSIONS 9 3. POWER
DISSIPATION IN DIGITAL CMOS CIRCUITS 11 3.1 THERTNODYNAMICS OF
COMPUTATION 13 3.1.1 FUNDAMENTAL LIMITS OF POWER DISSIPATION 14 3.1.2
THERMODYNAMIC LAWS 17 3.2 FUNCTIONAL POWER DISSIPATION 19 3.3
PARASITICAL POWER DISSIPATION 22 3.3.1 LEAK AGE POWER DI S S IPATION 24
3.3.1.1 CHANNEL LEAKAGE CURRENT 24 3.3.1.2 DIODE LEAKAGE CURRENT 38
3.3.1.3 GATE LEAKAGE CURRENT 42 3.3.2 SHORT-CIRCUIT POWER DISSIPATION 45
3.4 TRENDS IN POWER DISSIPATION 48 3.5 CONCLUSIONS 49 V VI CONTENTS 4.
REDUCTION OF FUNCTIONAL POWER DTSSTPATTON 53 4.1 NODE TRANSITION-CYCLE
ACTIVITY FACTOR 53 4.2 CLOCK FREQUENCY 54 4.3 TRANSITION-CYCLE ENERGY 54
4.3.1 REVERSIBILITY FACTOR 57 4.3.1.1 RAMP-WISE CHARGING 59 4.3.1.2
STEP-WISE CHARGING 61 4.3.1.3 RESONANT CHARGING 63 4.3.2 LOAD
CAPACITANCE 68 4.3.3 VOTTAGE SWING 69 4.3.3.1 STATIC VOLTAGE SCALING 70
4.3.3.2 DYNAMIC VOLTAGE SCALING 72 4.4 CONCLUSIONS 75 5. REDUCTION OF
PARASITICAL POWER DISSTPATTON 77 5.1 LEAKAGE POWER DISSIPATION 77 5.1.1
CHANNEL LEAKAGE CURRENT 78 5.1.1.1 WEAK-INVERSION CURRENT 78 5.1.1.2
DRAIN-INDUCED BARRIER LOWERING CURRENT 80 5.1.1.3 CHANNEL EDGE CURRENT
81 5.1.2 DIODE LEAKAGE CURRENT 83 5.1.2.1 REVERSE BIAS LEAKAGE 83
5.1.2.2 GATE-INDUCED DRAIN LEAKAGE 84 5.1.3 GATE LEAKAGE CURRENT 85 5.2
SHORT-CIRCUIT POWER DISSIPATION 89 5.3 NEED FOR WEAK-INVERSION CURRENT
REDUCTION 90 5.4 CONCLUSIONS 91 6. WEAK-INVERSION CURRENT REDUCTION 93
6.1 CLASSIFICATION 93 6.1.1 POWER REDUCTION WITH STATE RETENTION 94
6.1.1.1 STORAGE IN INTRINSICALLY LOW-LEAKAGE MEMORY 95 6.1.1.2 SUBSTRATE
BIASING 96 6.1.1.3 SOURCE AND GATE BIASING 97 6.1.1.4 FIXED HIGH
THRESHOLD VOLTAGE 99 6.1.1.5 TRIPLE-S TECHNIQUE 100 6.1.2 POWER
REDUCTION WITHOUT STATE RETENTION 102 6.2 CONCLUSIONS 104 VLL 7.
EFFECTIVENESS OF WE AK-INVERSION CURRENT REDUCTION 105 7.1 GENERAL
EFFECTIVENESS 105 7.1.1 IDEAL CASE 106 7.1.2 DISSIPATION OF STORED
ENERGY 107 7.1.3 OVERHEAD COSTS 108 7.2 TECHNIQUE-SPECIFIC EFFECTIVENESS
111 7.2.1 EFFECTIVENESS OF SUBSTRATE BIASING 111 7.2.2 EFFECTIVENESS OF
SOURCE AND GATE BIASING 113 7.2.3 EFFECTIVENESS OF THE TRIPLE-S
TECHNIQUE 117 7.3 CONCLUSIONS 120 8. TRIPLE-S CIRCUIT DESIGNS 121 8.1
PROCESS FLOW 121 8.2 EXPERIMENTAL CIRCUITS 123 8.3 LEAKAGE, SPEED, AREA
AND FUNCTIONAL POWER 125 8.3.1 LEAKAGE 126 8.3.2 SPEED 129 8.3.3 AREA
131 8.3.4 FUNCTIONAL POWER 132 8.4 PRACTICAL APPLICATIONS AND
LIMITATIONS 135 8.5 CONCLUSIONS 137 9. CONCLUSIONS 139 10. S UMMARY 141
REFERENCES 145 INDEX 151 |
| any_adam_object | 1 |
| any_adam_object_boolean | 1 |
| author | Meer, Paul Robert van der Staveren, Arie van Roermund, Arthur H. M. van 1951- |
| author_GND | (DE-588)142689297 |
| author_facet | Meer, Paul Robert van der Staveren, Arie van Roermund, Arthur H. M. van 1951- |
| author_role | aut aut aut |
| author_sort | Meer, Paul Robert van der |
| author_variant | p r v d m prvd prvdm a v s av avs a h m v r ahmv ahmvr |
| building | Verbundindex |
| bvnumber | BV021505246 |
| callnumber-first | T - Technology |
| callnumber-label | TK7874 |
| callnumber-raw | TK7874.66 |
| callnumber-search | TK7874.66 |
| callnumber-sort | TK 47874.66 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| ctrlnum | (OCoLC)57354345 (DE-599)BVBBV021505246 |
| dewey-full | 621.395 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.395 |
| dewey-search | 621.395 |
| dewey-sort | 3621.395 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| discipline_str_mv | Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01804nam a2200421 cb4500</leader><controlfield tag="001">BV021505246</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20081209 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">060309s2004 d||| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">1402028482</subfield><subfield code="9">1-402-02848-2</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">1402028490</subfield><subfield code="c">(ebook)</subfield><subfield code="9">1-402-02849-0</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)57354345</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV021505246</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-1043</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7874.66</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.395</subfield><subfield code="2">22</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Meer, Paul Robert van der</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Low-power deep sub-micron CMOS logic</subfield><subfield code="b">sub-threshold current reduction</subfield><subfield code="c">by P. R. van der Meer and A. van Staveren and A. H. M. van Roermund</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston, Mass. [u.a.]</subfield><subfield code="b">Kluwer, Acad. Publ.</subfield><subfield code="c">2004</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XIV, 154 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">The Kluwer international series in engineering and computer science</subfield><subfield code="v">841</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Low voltage integrated circuits</subfield><subfield code="x">Design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Metal oxide semiconductors, Complementary</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">CMOS-Schaltung</subfield><subfield code="0">(DE-588)4148111-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="8">1\p</subfield><subfield code="0">(DE-588)4113937-9</subfield><subfield code="a">Hochschulschrift</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">CMOS-Schaltung</subfield><subfield code="0">(DE-588)4148111-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Staveren, Arie van</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Roermund, Arthur H. M. van</subfield><subfield code="d">1951-</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)142689297</subfield><subfield code="4">aut</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="m">GBV Datenaustausch</subfield><subfield code="q">application/pdf</subfield><subfield code="u">http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=014721930&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA</subfield><subfield code="3">Inhaltsverzeichnis</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-014721930</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield></record></collection> |
| genre | 1\p (DE-588)4113937-9 Hochschulschrift gnd-content |
| genre_facet | Hochschulschrift |
| id | DE-604.BV021505246 |
| illustrated | Illustrated |
| index_date | 2024-07-02T14:16:53Z |
| indexdate | 2024-07-09T20:37:20Z |
| institution | BVB |
| isbn | 1402028482 1402028490 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-014721930 |
| oclc_num | 57354345 |
| open_access_boolean | |
| owner | DE-1043 |
| owner_facet | DE-1043 |
| physical | XIV, 154 S. graph. Darst. |
| publishDate | 2004 |
| publishDateSearch | 2004 |
| publishDateSort | 2004 |
| publisher | Kluwer, Acad. Publ. |
| record_format | marc |
| series2 | The Kluwer international series in engineering and computer science |
| spelling | Meer, Paul Robert van der Verfasser aut Low-power deep sub-micron CMOS logic sub-threshold current reduction by P. R. van der Meer and A. van Staveren and A. H. M. van Roermund Boston, Mass. [u.a.] Kluwer, Acad. Publ. 2004 XIV, 154 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier The Kluwer international series in engineering and computer science 841 Low voltage integrated circuits Design Metal oxide semiconductors, Complementary CMOS-Schaltung (DE-588)4148111-2 gnd rswk-swf 1\p (DE-588)4113937-9 Hochschulschrift gnd-content CMOS-Schaltung (DE-588)4148111-2 s DE-604 Staveren, Arie van Verfasser aut Roermund, Arthur H. M. van 1951- Verfasser (DE-588)142689297 aut GBV Datenaustausch application/pdf http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=014721930&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA Inhaltsverzeichnis 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
| spellingShingle | Meer, Paul Robert van der Staveren, Arie van Roermund, Arthur H. M. van 1951- Low-power deep sub-micron CMOS logic sub-threshold current reduction Low voltage integrated circuits Design Metal oxide semiconductors, Complementary CMOS-Schaltung (DE-588)4148111-2 gnd |
| subject_GND | (DE-588)4148111-2 (DE-588)4113937-9 |
| title | Low-power deep sub-micron CMOS logic sub-threshold current reduction |
| title_auth | Low-power deep sub-micron CMOS logic sub-threshold current reduction |
| title_exact_search | Low-power deep sub-micron CMOS logic sub-threshold current reduction |
| title_exact_search_txtP | Low-power deep sub-micron CMOS logic sub-threshold current reduction |
| title_full | Low-power deep sub-micron CMOS logic sub-threshold current reduction by P. R. van der Meer and A. van Staveren and A. H. M. van Roermund |
| title_fullStr | Low-power deep sub-micron CMOS logic sub-threshold current reduction by P. R. van der Meer and A. van Staveren and A. H. M. van Roermund |
| title_full_unstemmed | Low-power deep sub-micron CMOS logic sub-threshold current reduction by P. R. van der Meer and A. van Staveren and A. H. M. van Roermund |
| title_short | Low-power deep sub-micron CMOS logic |
| title_sort | low power deep sub micron cmos logic sub threshold current reduction |
| title_sub | sub-threshold current reduction |
| topic | Low voltage integrated circuits Design Metal oxide semiconductors, Complementary CMOS-Schaltung (DE-588)4148111-2 gnd |
| topic_facet | Low voltage integrated circuits Design Metal oxide semiconductors, Complementary CMOS-Schaltung Hochschulschrift |
| url | http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=014721930&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |
| work_keys_str_mv | AT meerpaulrobertvander lowpowerdeepsubmicroncmoslogicsubthresholdcurrentreduction AT staverenarievan lowpowerdeepsubmicroncmoslogicsubthresholdcurrentreduction AT roermundarthurhmvan lowpowerdeepsubmicroncmoslogicsubthresholdcurrentreduction |