Correct hardware design and verification methods: 13th IFIP WG 10.5 Advanced Research, Working Conference, CHARME 2005, Saarbrücken, Germany, October 3 - 6, 2005 ; proceedings
Gespeichert in:
| Format: | Tagungsbericht Buch |
|---|---|
| Sprache: | English |
| Veröffentlicht: |
Berlin [u.a.]
Springer
2005
|
| Schriftenreihe: | Lecture Notes in Computer Science
3725 |
| Schlagworte: | |
| Beschreibung: | XII, 412 S. Ill., graph. Darst. |
| ISBN: | 9783540291053 3540291059 |
Internformat
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV020827763 | ||
| 003 | DE-604 | ||
| 005 | 20070829 | ||
| 007 | t| | ||
| 008 | 051012s2005 gw ad|| |||| 10||| eng d | ||
| 015 | |a 05,N41,0024 |2 dnb | ||
| 016 | 7 | |a 976400766 |2 DE-101 | |
| 020 | |a 9783540291053 |9 978-3-540-29105-3 | ||
| 020 | |a 3540291059 |c : EUR 83.46 (freier Pr.), sfr 132.00 (freier Pr.) |9 3-540-29105-9 | ||
| 024 | 3 | |a 9783540291053 | |
| 028 | 5 | 2 | |a 11560548 |
| 035 | |a (OCoLC)61766588 | ||
| 035 | |a (DE-599)BVBBV020827763 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 044 | |a gw |c XA-DE-BE | ||
| 049 | |a DE-739 |a DE-91G |a DE-706 |a DE-83 |a DE-11 | ||
| 050 | 0 | |a QA75 | |
| 050 | 0 | |a TK7874.75 | |
| 082 | 0 | |a 621.39/5 |2 22 | |
| 084 | |a 004 |2 sdnb | ||
| 084 | |a DAT 190f |2 stub | ||
| 245 | 1 | 0 | |a Correct hardware design and verification methods |b 13th IFIP WG 10.5 Advanced Research, Working Conference, CHARME 2005, Saarbrücken, Germany, October 3 - 6, 2005 ; proceedings |c Dominique Borrione ... (eds.) |
| 264 | 1 | |a Berlin [u.a.] |b Springer |c 2005 | |
| 300 | |a XII, 412 S. |b Ill., graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Lecture Notes in Computer Science |v 3725 | |
| 650 | 7 | |a Circuit intégré à très grande échelle |2 rasuqam | |
| 650 | 7 | |a Circuit intégré |2 rasuqam | |
| 650 | 4 | |a Circuits intégrés - Vérification - Congrès | |
| 650 | 4 | |a Circuits intégrés à très grande échelle - Conception assistée par ordinateur - Congrès | |
| 650 | 7 | |a Conception assistée par ordinateur |2 rasuqam | |
| 650 | 7 | |a Essai technique |2 rasuqam | |
| 650 | 7 | |a Model-checking (Informatique) |2 rasuqam | |
| 650 | 7 | |a Vérification formelle |2 rasuqam | |
| 650 | 4 | |a Integrated circuits |x Verification |v Congresses | |
| 650 | 4 | |a Integrated circuits |x Very large scale integration |x Computer-aided design |v Congresses | |
| 650 | 0 | 7 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Formale Methode |0 (DE-588)4333722-3 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a System-on-Chip |0 (DE-588)4740357-3 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Entwurfssprache |0 (DE-588)4295335-2 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Hardwareentwurf |0 (DE-588)4159103-3 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Entwurfsautomation |0 (DE-588)4312536-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Hardwareverifikation |0 (DE-588)4214982-4 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Model Checking |0 (DE-588)4434799-6 |2 gnd |9 rswk-swf |
| 655 | 7 | |0 (DE-588)1071861417 |a Konferenzschrift |y 2005 |z Saarbrücken |2 gnd-content | |
| 689 | 0 | 0 | |a Hardwareentwurf |0 (DE-588)4159103-3 |D s |
| 689 | 0 | 1 | |a Formale Methode |0 (DE-588)4333722-3 |D s |
| 689 | 0 | |5 DE-604 | |
| 689 | 1 | 0 | |a Hardwareverifikation |0 (DE-588)4214982-4 |D s |
| 689 | 1 | 1 | |a Formale Methode |0 (DE-588)4333722-3 |D s |
| 689 | 1 | |5 DE-604 | |
| 689 | 2 | 0 | |a Model Checking |0 (DE-588)4434799-6 |D s |
| 689 | 2 | |5 DE-604 | |
| 689 | 3 | 0 | |a System-on-Chip |0 (DE-588)4740357-3 |D s |
| 689 | 3 | 1 | |a Entwurfsautomation |0 (DE-588)4312536-0 |D s |
| 689 | 3 | 2 | |a Formale Methode |0 (DE-588)4333722-3 |D s |
| 689 | 3 | |5 DE-604 | |
| 689 | 4 | 0 | |a Entwurfssprache |0 (DE-588)4295335-2 |D s |
| 689 | 4 | |5 DE-604 | |
| 689 | 5 | 0 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |D s |
| 689 | 5 | |8 1\p |5 DE-604 | |
| 700 | 1 | |a Borrione, Dominique |e Sonstige |4 oth | |
| 711 | 2 | |a CHARME |n 13 |d 2005 |c Saarbrücken |j Sonstige |0 (DE-588)10115824-5 |4 oth | |
| 830 | 0 | |a Lecture Notes in Computer Science |v 3725 |w (DE-604)BV000000607 |9 3725 | |
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
| 943 | 1 | |a oai:aleph.bib-bvb.de:BVB01-013833018 | |
Datensatz im Suchindex
| _version_ | 1820874960775675904 |
|---|---|
| adam_text | |
| any_adam_object | |
| building | Verbundindex |
| bvnumber | BV020827763 |
| callnumber-first | Q - Science |
| callnumber-label | QA75 |
| callnumber-raw | QA75 TK7874.75 |
| callnumber-search | QA75 TK7874.75 |
| callnumber-sort | QA 275 |
| callnumber-subject | QA - Mathematics |
| classification_rvk | SS 4800 |
| classification_tum | DAT 190f |
| ctrlnum | (OCoLC)61766588 (DE-599)BVBBV020827763 |
| dewey-full | 621.39/5 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39/5 |
| dewey-search | 621.39/5 |
| dewey-sort | 3621.39 15 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Informatik Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Conference Proceeding Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>00000nam a2200000 cb4500</leader><controlfield tag="001">BV020827763</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20070829</controlfield><controlfield tag="007">t|</controlfield><controlfield tag="008">051012s2005 gw ad|| |||| 10||| eng d</controlfield><datafield tag="015" ind1=" " ind2=" "><subfield code="a">05,N41,0024</subfield><subfield code="2">dnb</subfield></datafield><datafield tag="016" ind1="7" ind2=" "><subfield code="a">976400766</subfield><subfield code="2">DE-101</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9783540291053</subfield><subfield code="9">978-3-540-29105-3</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">3540291059</subfield><subfield code="c">: EUR 83.46 (freier Pr.), sfr 132.00 (freier Pr.)</subfield><subfield code="9">3-540-29105-9</subfield></datafield><datafield tag="024" ind1="3" ind2=" "><subfield code="a">9783540291053</subfield></datafield><datafield tag="028" ind1="5" ind2="2"><subfield code="a">11560548</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)61766588</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV020827763</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="044" ind1=" " ind2=" "><subfield code="a">gw</subfield><subfield code="c">XA-DE-BE</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-739</subfield><subfield code="a">DE-91G</subfield><subfield code="a">DE-706</subfield><subfield code="a">DE-83</subfield><subfield code="a">DE-11</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">QA75</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7874.75</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/5</subfield><subfield code="2">22</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">004</subfield><subfield code="2">sdnb</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">DAT 190f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Correct hardware design and verification methods</subfield><subfield code="b">13th IFIP WG 10.5 Advanced Research, Working Conference, CHARME 2005, Saarbrücken, Germany, October 3 - 6, 2005 ; proceedings</subfield><subfield code="c">Dominique Borrione ... (eds.)</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Berlin [u.a.]</subfield><subfield code="b">Springer</subfield><subfield code="c">2005</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XII, 412 S.</subfield><subfield code="b">Ill., graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Lecture Notes in Computer Science</subfield><subfield code="v">3725</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Circuit intégré à très grande échelle</subfield><subfield code="2">rasuqam</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Circuit intégré</subfield><subfield code="2">rasuqam</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits intégrés - Vérification - Congrès</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits intégrés à très grande échelle - Conception assistée par ordinateur - Congrès</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Conception assistée par ordinateur</subfield><subfield code="2">rasuqam</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Essai technique</subfield><subfield code="2">rasuqam</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Model-checking (Informatique)</subfield><subfield code="2">rasuqam</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Vérification formelle</subfield><subfield code="2">rasuqam</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Verification</subfield><subfield code="v">Congresses</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Computer-aided design</subfield><subfield code="v">Congresses</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Formale Methode</subfield><subfield code="0">(DE-588)4333722-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">System-on-Chip</subfield><subfield code="0">(DE-588)4740357-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurfssprache</subfield><subfield code="0">(DE-588)4295335-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Hardwareentwurf</subfield><subfield code="0">(DE-588)4159103-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurfsautomation</subfield><subfield code="0">(DE-588)4312536-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Hardwareverifikation</subfield><subfield code="0">(DE-588)4214982-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Model Checking</subfield><subfield code="0">(DE-588)4434799-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="0">(DE-588)1071861417</subfield><subfield code="a">Konferenzschrift</subfield><subfield code="y">2005</subfield><subfield code="z">Saarbrücken</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Hardwareentwurf</subfield><subfield code="0">(DE-588)4159103-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Formale Methode</subfield><subfield code="0">(DE-588)4333722-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Hardwareverifikation</subfield><subfield code="0">(DE-588)4214982-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">Formale Methode</subfield><subfield code="0">(DE-588)4333722-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="2" ind2="0"><subfield code="a">Model Checking</subfield><subfield code="0">(DE-588)4434799-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="2" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="3" ind2="0"><subfield code="a">System-on-Chip</subfield><subfield code="0">(DE-588)4740357-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="3" ind2="1"><subfield code="a">Entwurfsautomation</subfield><subfield code="0">(DE-588)4312536-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="3" ind2="2"><subfield code="a">Formale Methode</subfield><subfield code="0">(DE-588)4333722-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="3" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="4" ind2="0"><subfield code="a">Entwurfssprache</subfield><subfield code="0">(DE-588)4295335-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="4" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="5" ind2="0"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="5" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Borrione, Dominique</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="711" ind1="2" ind2=" "><subfield code="a">CHARME</subfield><subfield code="n">13</subfield><subfield code="d">2005</subfield><subfield code="c">Saarbrücken</subfield><subfield code="j">Sonstige</subfield><subfield code="0">(DE-588)10115824-5</subfield><subfield code="4">oth</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Lecture Notes in Computer Science</subfield><subfield code="v">3725</subfield><subfield code="w">(DE-604)BV000000607</subfield><subfield code="9">3725</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-013833018</subfield></datafield></record></collection> |
| genre | (DE-588)1071861417 Konferenzschrift 2005 Saarbrücken gnd-content |
| genre_facet | Konferenzschrift 2005 Saarbrücken |
| id | DE-604.BV020827763 |
| illustrated | Illustrated |
| indexdate | 2025-01-10T15:08:03Z |
| institution | BVB |
| institution_GND | (DE-588)10115824-5 |
| isbn | 9783540291053 3540291059 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-013833018 |
| oclc_num | 61766588 |
| open_access_boolean | |
| owner | DE-739 DE-91G DE-BY-TUM DE-706 DE-83 DE-11 |
| owner_facet | DE-739 DE-91G DE-BY-TUM DE-706 DE-83 DE-11 |
| physical | XII, 412 S. Ill., graph. Darst. |
| publishDate | 2005 |
| publishDateSearch | 2005 |
| publishDateSort | 2005 |
| publisher | Springer |
| record_format | marc |
| series | Lecture Notes in Computer Science |
| series2 | Lecture Notes in Computer Science |
| spelling | Correct hardware design and verification methods 13th IFIP WG 10.5 Advanced Research, Working Conference, CHARME 2005, Saarbrücken, Germany, October 3 - 6, 2005 ; proceedings Dominique Borrione ... (eds.) Berlin [u.a.] Springer 2005 XII, 412 S. Ill., graph. Darst. txt rdacontent n rdamedia nc rdacarrier Lecture Notes in Computer Science 3725 Circuit intégré à très grande échelle rasuqam Circuit intégré rasuqam Circuits intégrés - Vérification - Congrès Circuits intégrés à très grande échelle - Conception assistée par ordinateur - Congrès Conception assistée par ordinateur rasuqam Essai technique rasuqam Model-checking (Informatique) rasuqam Vérification formelle rasuqam Integrated circuits Verification Congresses Integrated circuits Very large scale integration Computer-aided design Congresses Schaltungsentwurf (DE-588)4179389-4 gnd rswk-swf Formale Methode (DE-588)4333722-3 gnd rswk-swf System-on-Chip (DE-588)4740357-3 gnd rswk-swf Entwurfssprache (DE-588)4295335-2 gnd rswk-swf Hardwareentwurf (DE-588)4159103-3 gnd rswk-swf Entwurfsautomation (DE-588)4312536-0 gnd rswk-swf Hardwareverifikation (DE-588)4214982-4 gnd rswk-swf Model Checking (DE-588)4434799-6 gnd rswk-swf (DE-588)1071861417 Konferenzschrift 2005 Saarbrücken gnd-content Hardwareentwurf (DE-588)4159103-3 s Formale Methode (DE-588)4333722-3 s DE-604 Hardwareverifikation (DE-588)4214982-4 s Model Checking (DE-588)4434799-6 s System-on-Chip (DE-588)4740357-3 s Entwurfsautomation (DE-588)4312536-0 s Entwurfssprache (DE-588)4295335-2 s Schaltungsentwurf (DE-588)4179389-4 s 1\p DE-604 Borrione, Dominique Sonstige oth CHARME 13 2005 Saarbrücken Sonstige (DE-588)10115824-5 oth Lecture Notes in Computer Science 3725 (DE-604)BV000000607 3725 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
| spellingShingle | Correct hardware design and verification methods 13th IFIP WG 10.5 Advanced Research, Working Conference, CHARME 2005, Saarbrücken, Germany, October 3 - 6, 2005 ; proceedings Lecture Notes in Computer Science Circuit intégré à très grande échelle rasuqam Circuit intégré rasuqam Circuits intégrés - Vérification - Congrès Circuits intégrés à très grande échelle - Conception assistée par ordinateur - Congrès Conception assistée par ordinateur rasuqam Essai technique rasuqam Model-checking (Informatique) rasuqam Vérification formelle rasuqam Integrated circuits Verification Congresses Integrated circuits Very large scale integration Computer-aided design Congresses Schaltungsentwurf (DE-588)4179389-4 gnd Formale Methode (DE-588)4333722-3 gnd System-on-Chip (DE-588)4740357-3 gnd Entwurfssprache (DE-588)4295335-2 gnd Hardwareentwurf (DE-588)4159103-3 gnd Entwurfsautomation (DE-588)4312536-0 gnd Hardwareverifikation (DE-588)4214982-4 gnd Model Checking (DE-588)4434799-6 gnd |
| subject_GND | (DE-588)4179389-4 (DE-588)4333722-3 (DE-588)4740357-3 (DE-588)4295335-2 (DE-588)4159103-3 (DE-588)4312536-0 (DE-588)4214982-4 (DE-588)4434799-6 (DE-588)1071861417 |
| title | Correct hardware design and verification methods 13th IFIP WG 10.5 Advanced Research, Working Conference, CHARME 2005, Saarbrücken, Germany, October 3 - 6, 2005 ; proceedings |
| title_auth | Correct hardware design and verification methods 13th IFIP WG 10.5 Advanced Research, Working Conference, CHARME 2005, Saarbrücken, Germany, October 3 - 6, 2005 ; proceedings |
| title_exact_search | Correct hardware design and verification methods 13th IFIP WG 10.5 Advanced Research, Working Conference, CHARME 2005, Saarbrücken, Germany, October 3 - 6, 2005 ; proceedings |
| title_full | Correct hardware design and verification methods 13th IFIP WG 10.5 Advanced Research, Working Conference, CHARME 2005, Saarbrücken, Germany, October 3 - 6, 2005 ; proceedings Dominique Borrione ... (eds.) |
| title_fullStr | Correct hardware design and verification methods 13th IFIP WG 10.5 Advanced Research, Working Conference, CHARME 2005, Saarbrücken, Germany, October 3 - 6, 2005 ; proceedings Dominique Borrione ... (eds.) |
| title_full_unstemmed | Correct hardware design and verification methods 13th IFIP WG 10.5 Advanced Research, Working Conference, CHARME 2005, Saarbrücken, Germany, October 3 - 6, 2005 ; proceedings Dominique Borrione ... (eds.) |
| title_short | Correct hardware design and verification methods |
| title_sort | correct hardware design and verification methods 13th ifip wg 10 5 advanced research working conference charme 2005 saarbrucken germany october 3 6 2005 proceedings |
| title_sub | 13th IFIP WG 10.5 Advanced Research, Working Conference, CHARME 2005, Saarbrücken, Germany, October 3 - 6, 2005 ; proceedings |
| topic | Circuit intégré à très grande échelle rasuqam Circuit intégré rasuqam Circuits intégrés - Vérification - Congrès Circuits intégrés à très grande échelle - Conception assistée par ordinateur - Congrès Conception assistée par ordinateur rasuqam Essai technique rasuqam Model-checking (Informatique) rasuqam Vérification formelle rasuqam Integrated circuits Verification Congresses Integrated circuits Very large scale integration Computer-aided design Congresses Schaltungsentwurf (DE-588)4179389-4 gnd Formale Methode (DE-588)4333722-3 gnd System-on-Chip (DE-588)4740357-3 gnd Entwurfssprache (DE-588)4295335-2 gnd Hardwareentwurf (DE-588)4159103-3 gnd Entwurfsautomation (DE-588)4312536-0 gnd Hardwareverifikation (DE-588)4214982-4 gnd Model Checking (DE-588)4434799-6 gnd |
| topic_facet | Circuit intégré à très grande échelle Circuit intégré Circuits intégrés - Vérification - Congrès Circuits intégrés à très grande échelle - Conception assistée par ordinateur - Congrès Conception assistée par ordinateur Essai technique Model-checking (Informatique) Vérification formelle Integrated circuits Verification Congresses Integrated circuits Very large scale integration Computer-aided design Congresses Schaltungsentwurf Formale Methode System-on-Chip Entwurfssprache Hardwareentwurf Entwurfsautomation Hardwareverifikation Model Checking Konferenzschrift 2005 Saarbrücken |
| volume_link | (DE-604)BV000000607 |
| work_keys_str_mv | AT borrionedominique correcthardwaredesignandverificationmethods13thifipwg105advancedresearchworkingconferencecharme2005saarbruckengermanyoctober362005proceedings AT charmesaarbrucken correcthardwaredesignandverificationmethods13thifipwg105advancedresearchworkingconferencecharme2005saarbruckengermanyoctober362005proceedings |