Design automation for massively parallel processor arrays: transforming regular algorithms to reconfigurable hardware
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis Book |
| Language: | English |
| Published: |
Berlin
Köster
2005
|
| Edition: | 1. Aufl. |
| Subjects: | |
| Physical Description: | VIII, 254 S. graph. Darst. 210 mm x 148 mm |
| ISBN: | 389574557X |
Staff View
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV019836700 | ||
| 003 | DE-604 | ||
| 005 | 20050706 | ||
| 007 | t | ||
| 008 | 050608s2005 gw d||| m||| 00||| eng d | ||
| 015 | |a 05,N17,0013 |2 dnb | ||
| 016 | 7 | |a 974302538 |2 DE-101 | |
| 020 | |a 389574557X |c Pb. : EUR 29.80 |9 3-89574-557-X | ||
| 024 | 3 | |a 9783895745577 | |
| 035 | |a (OCoLC)76740840 | ||
| 035 | |a (DE-599)BVBBV019836700 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 044 | |a gw |c XA-DE-BE | ||
| 049 | |a DE-29 |a DE-29T |a DE-11 | ||
| 084 | |a ST 190 |0 (DE-625)143607: |2 rvk | ||
| 084 | |a 004 |2 sdnb | ||
| 100 | 1 | |a Bednara, Marcus |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Design automation for massively parallel processor arrays |b transforming regular algorithms to reconfigurable hardware |c Marcus Bednara |
| 250 | |a 1. Aufl. | ||
| 264 | 1 | |a Berlin |b Köster |c 2005 | |
| 300 | |a VIII, 254 S. |b graph. Darst. |c 210 mm x 148 mm | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 502 | |a Zugl.: Erlangen-Nürnberg., Univ., Diss., 2004 | ||
| 650 | 0 | 7 | |a VHDL |0 (DE-588)4254792-1 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Massive Parallelität |0 (DE-588)4324752-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Entwurfsautomation |0 (DE-588)4312536-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Systolisches Array |0 (DE-588)4212939-4 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Field programmable gate array |0 (DE-588)4347749-5 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
| 655 | 7 | |0 (DE-588)4113937-9 |a Hochschulschrift |2 gnd-content | |
| 689 | 0 | 0 | |a Entwurfsautomation |0 (DE-588)4312536-0 |D s |
| 689 | 0 | 1 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 0 | 2 | |a Systolisches Array |0 (DE-588)4212939-4 |D s |
| 689 | 0 | 3 | |a Massive Parallelität |0 (DE-588)4324752-0 |D s |
| 689 | 0 | 4 | |a Field programmable gate array |0 (DE-588)4347749-5 |D s |
| 689 | 0 | 5 | |a VHDL |0 (DE-588)4254792-1 |D s |
| 689 | 0 | |5 DE-604 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-013161679 | ||
Record in the Search Index
| _version_ | 1804133345529954304 |
|---|---|
| any_adam_object | |
| author | Bednara, Marcus |
| author_facet | Bednara, Marcus |
| author_role | aut |
| author_sort | Bednara, Marcus |
| author_variant | m b mb |
| building | Verbundindex |
| bvnumber | BV019836700 |
| classification_rvk | ST 190 |
| ctrlnum | (OCoLC)76740840 (DE-599)BVBBV019836700 |
| discipline | Informatik |
| edition | 1. Aufl. |
| format | Thesis Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01930nam a2200517 c 4500</leader><controlfield tag="001">BV019836700</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20050706 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">050608s2005 gw d||| m||| 00||| eng d</controlfield><datafield tag="015" ind1=" " ind2=" "><subfield code="a">05,N17,0013</subfield><subfield code="2">dnb</subfield></datafield><datafield tag="016" ind1="7" ind2=" "><subfield code="a">974302538</subfield><subfield code="2">DE-101</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">389574557X</subfield><subfield code="c">Pb. : EUR 29.80</subfield><subfield code="9">3-89574-557-X</subfield></datafield><datafield tag="024" ind1="3" ind2=" "><subfield code="a">9783895745577</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)76740840</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV019836700</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="044" ind1=" " ind2=" "><subfield code="a">gw</subfield><subfield code="c">XA-DE-BE</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-29</subfield><subfield code="a">DE-29T</subfield><subfield code="a">DE-11</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 190</subfield><subfield code="0">(DE-625)143607:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">004</subfield><subfield code="2">sdnb</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Bednara, Marcus</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Design automation for massively parallel processor arrays</subfield><subfield code="b">transforming regular algorithms to reconfigurable hardware</subfield><subfield code="c">Marcus Bednara</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">1. Aufl.</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Berlin</subfield><subfield code="b">Köster</subfield><subfield code="c">2005</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">VIII, 254 S.</subfield><subfield code="b">graph. Darst.</subfield><subfield code="c">210 mm x 148 mm</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="502" ind1=" " ind2=" "><subfield code="a">Zugl.: Erlangen-Nürnberg., Univ., Diss., 2004</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VHDL</subfield><subfield code="0">(DE-588)4254792-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Massive Parallelität</subfield><subfield code="0">(DE-588)4324752-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurfsautomation</subfield><subfield code="0">(DE-588)4312536-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Systolisches Array</subfield><subfield code="0">(DE-588)4212939-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Field programmable gate array</subfield><subfield code="0">(DE-588)4347749-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="0">(DE-588)4113937-9</subfield><subfield code="a">Hochschulschrift</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Entwurfsautomation</subfield><subfield code="0">(DE-588)4312536-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Systolisches Array</subfield><subfield code="0">(DE-588)4212939-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="3"><subfield code="a">Massive Parallelität</subfield><subfield code="0">(DE-588)4324752-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="4"><subfield code="a">Field programmable gate array</subfield><subfield code="0">(DE-588)4347749-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="5"><subfield code="a">VHDL</subfield><subfield code="0">(DE-588)4254792-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-013161679</subfield></datafield></record></collection> |
| genre | (DE-588)4113937-9 Hochschulschrift gnd-content |
| genre_facet | Hochschulschrift |
| id | DE-604.BV019836700 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T20:07:14Z |
| institution | BVB |
| isbn | 389574557X |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-013161679 |
| oclc_num | 76740840 |
| open_access_boolean | |
| owner | DE-29 DE-29T DE-11 |
| owner_facet | DE-29 DE-29T DE-11 |
| physical | VIII, 254 S. graph. Darst. 210 mm x 148 mm |
| publishDate | 2005 |
| publishDateSearch | 2005 |
| publishDateSort | 2005 |
| publisher | Köster |
| record_format | marc |
| spelling | Bednara, Marcus Verfasser aut Design automation for massively parallel processor arrays transforming regular algorithms to reconfigurable hardware Marcus Bednara 1. Aufl. Berlin Köster 2005 VIII, 254 S. graph. Darst. 210 mm x 148 mm txt rdacontent n rdamedia nc rdacarrier Zugl.: Erlangen-Nürnberg., Univ., Diss., 2004 VHDL (DE-588)4254792-1 gnd rswk-swf Massive Parallelität (DE-588)4324752-0 gnd rswk-swf Entwurfsautomation (DE-588)4312536-0 gnd rswk-swf Systolisches Array (DE-588)4212939-4 gnd rswk-swf Field programmable gate array (DE-588)4347749-5 gnd rswk-swf VLSI (DE-588)4117388-0 gnd rswk-swf (DE-588)4113937-9 Hochschulschrift gnd-content Entwurfsautomation (DE-588)4312536-0 s VLSI (DE-588)4117388-0 s Systolisches Array (DE-588)4212939-4 s Massive Parallelität (DE-588)4324752-0 s Field programmable gate array (DE-588)4347749-5 s VHDL (DE-588)4254792-1 s DE-604 |
| spellingShingle | Bednara, Marcus Design automation for massively parallel processor arrays transforming regular algorithms to reconfigurable hardware VHDL (DE-588)4254792-1 gnd Massive Parallelität (DE-588)4324752-0 gnd Entwurfsautomation (DE-588)4312536-0 gnd Systolisches Array (DE-588)4212939-4 gnd Field programmable gate array (DE-588)4347749-5 gnd VLSI (DE-588)4117388-0 gnd |
| subject_GND | (DE-588)4254792-1 (DE-588)4324752-0 (DE-588)4312536-0 (DE-588)4212939-4 (DE-588)4347749-5 (DE-588)4117388-0 (DE-588)4113937-9 |
| title | Design automation for massively parallel processor arrays transforming regular algorithms to reconfigurable hardware |
| title_auth | Design automation for massively parallel processor arrays transforming regular algorithms to reconfigurable hardware |
| title_exact_search | Design automation for massively parallel processor arrays transforming regular algorithms to reconfigurable hardware |
| title_full | Design automation for massively parallel processor arrays transforming regular algorithms to reconfigurable hardware Marcus Bednara |
| title_fullStr | Design automation for massively parallel processor arrays transforming regular algorithms to reconfigurable hardware Marcus Bednara |
| title_full_unstemmed | Design automation for massively parallel processor arrays transforming regular algorithms to reconfigurable hardware Marcus Bednara |
| title_short | Design automation for massively parallel processor arrays |
| title_sort | design automation for massively parallel processor arrays transforming regular algorithms to reconfigurable hardware |
| title_sub | transforming regular algorithms to reconfigurable hardware |
| topic | VHDL (DE-588)4254792-1 gnd Massive Parallelität (DE-588)4324752-0 gnd Entwurfsautomation (DE-588)4312536-0 gnd Systolisches Array (DE-588)4212939-4 gnd Field programmable gate array (DE-588)4347749-5 gnd VLSI (DE-588)4117388-0 gnd |
| topic_facet | VHDL Massive Parallelität Entwurfsautomation Systolisches Array Field programmable gate array VLSI Hochschulschrift |
| work_keys_str_mv | AT bednaramarcus designautomationformassivelyparallelprocessorarraystransformingregularalgorithmstoreconfigurablehardware |