Digital design with CPLD applications and VHDL:
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Clifton Park, NY
Thomson Delmar Learning
2005
|
| Ausgabe: | 2nd ed. |
| Schlagworte: | |
| Beschreibung: | XX, 1004 S. Ill., graph. Darst. |
| ISBN: | 1401840302 |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV019832047 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | t | ||
| 008 | 050603s2005 ad|| |||| 00||| eng d | ||
| 020 | |a 1401840302 |9 1-4018-4030-2 | ||
| 035 | |a (OCoLC)54686165 | ||
| 035 | |a (DE-599)BVBBV019832047 | ||
| 040 | |a DE-604 |b ger |e rakwb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-Aug4 | ||
| 050 | 0 | |a TK7872.L64 | |
| 082 | 0 | |a 621.39/5 |2 22 | |
| 084 | |a ST 250 |0 (DE-625)143626: |2 rvk | ||
| 100 | 1 | |a Dueck, Robert K. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Digital design with CPLD applications and VHDL |c Robert K. Dueck |
| 250 | |a 2nd ed. | ||
| 264 | 1 | |a Clifton Park, NY |b Thomson Delmar Learning |c 2005 | |
| 300 | |a XX, 1004 S. |b Ill., graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 650 | 4 | |a Dispositifs logiques programmables - Conception et construction | |
| 650 | 4 | |a Logique à réseau programmable | |
| 650 | 4 | |a Structure logique | |
| 650 | 4 | |a VHDL (Langage de description de matériel informatique) | |
| 650 | 4 | |a Logic design | |
| 650 | 4 | |a Programmable array logic | |
| 650 | 4 | |a Programmable logic devices |x Design and construction | |
| 650 | 4 | |a VHDL (Computer hardware description language) | |
| 650 | 0 | 7 | |a VHDL |0 (DE-588)4254792-1 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a CPLD |0 (DE-588)4533140-6 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Digitalschaltung |0 (DE-588)4012295-5 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Digitalschaltung |0 (DE-588)4012295-5 |D s |
| 689 | 0 | 1 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |D s |
| 689 | 0 | 2 | |a VHDL |0 (DE-588)4254792-1 |D s |
| 689 | 0 | 3 | |a CPLD |0 (DE-588)4533140-6 |D s |
| 689 | 0 | |5 DE-604 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-013157106 | ||
Datensatz im Suchindex
| _version_ | 1804133338683801600 |
|---|---|
| any_adam_object | |
| author | Dueck, Robert K. |
| author_facet | Dueck, Robert K. |
| author_role | aut |
| author_sort | Dueck, Robert K. |
| author_variant | r k d rk rkd |
| building | Verbundindex |
| bvnumber | BV019832047 |
| callnumber-first | T - Technology |
| callnumber-label | TK7872 |
| callnumber-raw | TK7872.L64 |
| callnumber-search | TK7872.L64 |
| callnumber-sort | TK 47872 L64 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| classification_rvk | ST 250 |
| ctrlnum | (OCoLC)54686165 (DE-599)BVBBV019832047 |
| dewey-full | 621.39/5 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39/5 |
| dewey-search | 621.39/5 |
| dewey-sort | 3621.39 15 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Informatik Elektrotechnik / Elektronik / Nachrichtentechnik |
| edition | 2nd ed. |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01767nam a2200505 c 4500</leader><controlfield tag="001">BV019832047</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">050603s2005 ad|| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">1401840302</subfield><subfield code="9">1-4018-4030-2</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)54686165</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV019832047</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-Aug4</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7872.L64</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/5</subfield><subfield code="2">22</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 250</subfield><subfield code="0">(DE-625)143626:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Dueck, Robert K.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Digital design with CPLD applications and VHDL</subfield><subfield code="c">Robert K. Dueck</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">2nd ed.</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Clifton Park, NY</subfield><subfield code="b">Thomson Delmar Learning</subfield><subfield code="c">2005</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XX, 1004 S.</subfield><subfield code="b">Ill., graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Dispositifs logiques programmables - Conception et construction</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logique à réseau programmable</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Structure logique</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">VHDL (Langage de description de matériel informatique)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Programmable array logic</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Programmable logic devices</subfield><subfield code="x">Design and construction</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">VHDL (Computer hardware description language)</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VHDL</subfield><subfield code="0">(DE-588)4254792-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">CPLD</subfield><subfield code="0">(DE-588)4533140-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Digitalschaltung</subfield><subfield code="0">(DE-588)4012295-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Digitalschaltung</subfield><subfield code="0">(DE-588)4012295-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">VHDL</subfield><subfield code="0">(DE-588)4254792-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="3"><subfield code="a">CPLD</subfield><subfield code="0">(DE-588)4533140-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-013157106</subfield></datafield></record></collection> |
| id | DE-604.BV019832047 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T20:07:08Z |
| institution | BVB |
| isbn | 1401840302 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-013157106 |
| oclc_num | 54686165 |
| open_access_boolean | |
| owner | DE-Aug4 |
| owner_facet | DE-Aug4 |
| physical | XX, 1004 S. Ill., graph. Darst. |
| publishDate | 2005 |
| publishDateSearch | 2005 |
| publishDateSort | 2005 |
| publisher | Thomson Delmar Learning |
| record_format | marc |
| spelling | Dueck, Robert K. Verfasser aut Digital design with CPLD applications and VHDL Robert K. Dueck 2nd ed. Clifton Park, NY Thomson Delmar Learning 2005 XX, 1004 S. Ill., graph. Darst. txt rdacontent n rdamedia nc rdacarrier Dispositifs logiques programmables - Conception et construction Logique à réseau programmable Structure logique VHDL (Langage de description de matériel informatique) Logic design Programmable array logic Programmable logic devices Design and construction VHDL (Computer hardware description language) VHDL (DE-588)4254792-1 gnd rswk-swf Schaltungsentwurf (DE-588)4179389-4 gnd rswk-swf CPLD (DE-588)4533140-6 gnd rswk-swf Digitalschaltung (DE-588)4012295-5 gnd rswk-swf Digitalschaltung (DE-588)4012295-5 s Schaltungsentwurf (DE-588)4179389-4 s VHDL (DE-588)4254792-1 s CPLD (DE-588)4533140-6 s DE-604 |
| spellingShingle | Dueck, Robert K. Digital design with CPLD applications and VHDL Dispositifs logiques programmables - Conception et construction Logique à réseau programmable Structure logique VHDL (Langage de description de matériel informatique) Logic design Programmable array logic Programmable logic devices Design and construction VHDL (Computer hardware description language) VHDL (DE-588)4254792-1 gnd Schaltungsentwurf (DE-588)4179389-4 gnd CPLD (DE-588)4533140-6 gnd Digitalschaltung (DE-588)4012295-5 gnd |
| subject_GND | (DE-588)4254792-1 (DE-588)4179389-4 (DE-588)4533140-6 (DE-588)4012295-5 |
| title | Digital design with CPLD applications and VHDL |
| title_auth | Digital design with CPLD applications and VHDL |
| title_exact_search | Digital design with CPLD applications and VHDL |
| title_full | Digital design with CPLD applications and VHDL Robert K. Dueck |
| title_fullStr | Digital design with CPLD applications and VHDL Robert K. Dueck |
| title_full_unstemmed | Digital design with CPLD applications and VHDL Robert K. Dueck |
| title_short | Digital design with CPLD applications and VHDL |
| title_sort | digital design with cpld applications and vhdl |
| topic | Dispositifs logiques programmables - Conception et construction Logique à réseau programmable Structure logique VHDL (Langage de description de matériel informatique) Logic design Programmable array logic Programmable logic devices Design and construction VHDL (Computer hardware description language) VHDL (DE-588)4254792-1 gnd Schaltungsentwurf (DE-588)4179389-4 gnd CPLD (DE-588)4533140-6 gnd Digitalschaltung (DE-588)4012295-5 gnd |
| topic_facet | Dispositifs logiques programmables - Conception et construction Logique à réseau programmable Structure logique VHDL (Langage de description de matériel informatique) Logic design Programmable array logic Programmable logic devices Design and construction VHDL (Computer hardware description language) VHDL Schaltungsentwurf CPLD Digitalschaltung |
| work_keys_str_mv | AT dueckrobertk digitaldesignwithcpldapplicationsandvhdl |