FPGA-based system design:
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Upper Saddle River, NJ
Prentice Hall PTR
2004
|
| Ausgabe: | 1. print. |
| Schriftenreihe: | Prentice Hall modern semiconductor design series
|
| Schlagworte: | |
| Beschreibung: | CD-ROM u.d.T.: ISE Student Edition, version 4.2i |
| Beschreibung: | XV,530 S. graph. Darst. 2 CD-ROM (12 cm) |
| ISBN: | 0131424610 |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV017854725 | ||
| 003 | DE-604 | ||
| 005 | 20110427 | ||
| 007 | t | ||
| 008 | 040212s2004 d||| |||| 00||| eng d | ||
| 020 | |a 0131424610 |9 0-13-142461-0 | ||
| 035 | |a (OCoLC)56056578 | ||
| 035 | |a (DE-599)BVBBV017854725 | ||
| 040 | |a DE-604 |b ger |e rakwb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-29T |a DE-1043 |a DE-706 | ||
| 050 | 0 | |a TK7895G36 | |
| 082 | 0 | |a 621.395 |2 22 | |
| 084 | |a ZN 4950 |0 (DE-625)157424: |2 rvk | ||
| 100 | 1 | |a Wolf, Marilyn |d 1958- |e Verfasser |0 (DE-588)139915680 |4 aut | |
| 245 | 1 | 0 | |a FPGA-based system design |c Wayne Wolf |
| 250 | |a 1. print. | ||
| 264 | 1 | |a Upper Saddle River, NJ |b Prentice Hall PTR |c 2004 | |
| 300 | |a XV,530 S. |b graph. Darst. |e 2 CD-ROM (12 cm) | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 0 | |a Prentice Hall modern semiconductor design series | |
| 500 | |a CD-ROM u.d.T.: ISE Student Edition, version 4.2i | ||
| 650 | 7 | |a Circuit intégré à très grande échelle |2 rasuqam | |
| 650 | 7 | |a Circuit reconfigurable |2 rasuqam | |
| 650 | 7 | |a Conception de systèmes |2 rasuqam | |
| 650 | 7 | |a Hardware (descrição) |2 larpcal | |
| 650 | 7 | |a Réseau logique programmable par l'utilisateur |2 rasuqam | |
| 650 | 7 | |a Teoria e técnicas de programação |2 larpcal | |
| 650 | 7 | |a Vhdl |2 larpcal | |
| 650 | 4 | |a Datenverarbeitung | |
| 650 | 4 | |a Field programmable gate arrays |x Design and construction | |
| 650 | 4 | |a Integrated circuits |x Very large scale integration | |
| 650 | 4 | |a System design |x Data processing | |
| 650 | 0 | 7 | |a Field programmable gate array |0 (DE-588)4347749-5 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Field programmable gate array |0 (DE-588)4347749-5 |D s |
| 689 | 0 | 1 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 0 | |5 DE-604 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-010711361 | ||
Datensatz im Suchindex
| _version_ | 1804130530281652224 |
|---|---|
| any_adam_object | |
| author | Wolf, Marilyn 1958- |
| author_GND | (DE-588)139915680 |
| author_facet | Wolf, Marilyn 1958- |
| author_role | aut |
| author_sort | Wolf, Marilyn 1958- |
| author_variant | m w mw |
| building | Verbundindex |
| bvnumber | BV017854725 |
| callnumber-first | T - Technology |
| callnumber-label | TK7895G36 |
| callnumber-raw | TK7895G36 |
| callnumber-search | TK7895G36 |
| callnumber-sort | TK 47895 G36 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| classification_rvk | ZN 4950 |
| ctrlnum | (OCoLC)56056578 (DE-599)BVBBV017854725 |
| dewey-full | 621.395 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.395 |
| dewey-search | 621.395 |
| dewey-sort | 3621.395 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| edition | 1. print. |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01885nam a2200517 c 4500</leader><controlfield tag="001">BV017854725</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20110427 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">040212s2004 d||| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0131424610</subfield><subfield code="9">0-13-142461-0</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)56056578</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV017854725</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-29T</subfield><subfield code="a">DE-1043</subfield><subfield code="a">DE-706</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7895G36</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.395</subfield><subfield code="2">22</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4950</subfield><subfield code="0">(DE-625)157424:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Wolf, Marilyn</subfield><subfield code="d">1958-</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)139915680</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">FPGA-based system design</subfield><subfield code="c">Wayne Wolf</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">1. print.</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Upper Saddle River, NJ</subfield><subfield code="b">Prentice Hall PTR</subfield><subfield code="c">2004</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XV,530 S.</subfield><subfield code="b">graph. Darst.</subfield><subfield code="e">2 CD-ROM (12 cm)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">Prentice Hall modern semiconductor design series</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">CD-ROM u.d.T.: ISE Student Edition, version 4.2i</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Circuit intégré à très grande échelle</subfield><subfield code="2">rasuqam</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Circuit reconfigurable</subfield><subfield code="2">rasuqam</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Conception de systèmes</subfield><subfield code="2">rasuqam</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Hardware (descrição)</subfield><subfield code="2">larpcal</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Réseau logique programmable par l'utilisateur</subfield><subfield code="2">rasuqam</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Teoria e técnicas de programação</subfield><subfield code="2">larpcal</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Vhdl</subfield><subfield code="2">larpcal</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Datenverarbeitung</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Field programmable gate arrays</subfield><subfield code="x">Design and construction</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">System design</subfield><subfield code="x">Data processing</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Field programmable gate array</subfield><subfield code="0">(DE-588)4347749-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Field programmable gate array</subfield><subfield code="0">(DE-588)4347749-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-010711361</subfield></datafield></record></collection> |
| id | DE-604.BV017854725 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T19:22:30Z |
| institution | BVB |
| isbn | 0131424610 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-010711361 |
| oclc_num | 56056578 |
| open_access_boolean | |
| owner | DE-29T DE-1043 DE-706 |
| owner_facet | DE-29T DE-1043 DE-706 |
| physical | XV,530 S. graph. Darst. 2 CD-ROM (12 cm) |
| publishDate | 2004 |
| publishDateSearch | 2004 |
| publishDateSort | 2004 |
| publisher | Prentice Hall PTR |
| record_format | marc |
| series2 | Prentice Hall modern semiconductor design series |
| spelling | Wolf, Marilyn 1958- Verfasser (DE-588)139915680 aut FPGA-based system design Wayne Wolf 1. print. Upper Saddle River, NJ Prentice Hall PTR 2004 XV,530 S. graph. Darst. 2 CD-ROM (12 cm) txt rdacontent n rdamedia nc rdacarrier Prentice Hall modern semiconductor design series CD-ROM u.d.T.: ISE Student Edition, version 4.2i Circuit intégré à très grande échelle rasuqam Circuit reconfigurable rasuqam Conception de systèmes rasuqam Hardware (descrição) larpcal Réseau logique programmable par l'utilisateur rasuqam Teoria e técnicas de programação larpcal Vhdl larpcal Datenverarbeitung Field programmable gate arrays Design and construction Integrated circuits Very large scale integration System design Data processing Field programmable gate array (DE-588)4347749-5 gnd rswk-swf VLSI (DE-588)4117388-0 gnd rswk-swf Field programmable gate array (DE-588)4347749-5 s VLSI (DE-588)4117388-0 s DE-604 |
| spellingShingle | Wolf, Marilyn 1958- FPGA-based system design Circuit intégré à très grande échelle rasuqam Circuit reconfigurable rasuqam Conception de systèmes rasuqam Hardware (descrição) larpcal Réseau logique programmable par l'utilisateur rasuqam Teoria e técnicas de programação larpcal Vhdl larpcal Datenverarbeitung Field programmable gate arrays Design and construction Integrated circuits Very large scale integration System design Data processing Field programmable gate array (DE-588)4347749-5 gnd VLSI (DE-588)4117388-0 gnd |
| subject_GND | (DE-588)4347749-5 (DE-588)4117388-0 |
| title | FPGA-based system design |
| title_auth | FPGA-based system design |
| title_exact_search | FPGA-based system design |
| title_full | FPGA-based system design Wayne Wolf |
| title_fullStr | FPGA-based system design Wayne Wolf |
| title_full_unstemmed | FPGA-based system design Wayne Wolf |
| title_short | FPGA-based system design |
| title_sort | fpga based system design |
| topic | Circuit intégré à très grande échelle rasuqam Circuit reconfigurable rasuqam Conception de systèmes rasuqam Hardware (descrição) larpcal Réseau logique programmable par l'utilisateur rasuqam Teoria e técnicas de programação larpcal Vhdl larpcal Datenverarbeitung Field programmable gate arrays Design and construction Integrated circuits Very large scale integration System design Data processing Field programmable gate array (DE-588)4347749-5 gnd VLSI (DE-588)4117388-0 gnd |
| topic_facet | Circuit intégré à très grande échelle Circuit reconfigurable Conception de systèmes Hardware (descrição) Réseau logique programmable par l'utilisateur Teoria e técnicas de programação Vhdl Datenverarbeitung Field programmable gate arrays Design and construction Integrated circuits Very large scale integration System design Data processing Field programmable gate array VLSI |
| work_keys_str_mv | AT wolfmarilyn fpgabasedsystemdesign |