FPGA: ACM SIGDA Eleventh ACM International Symposium on Field-Programmable Gate Arrays, Monterey Beach Hotel, Monterey, California, USA, February 23 - 25, 2003
Gespeichert in:
Körperschaft: | |
---|---|
Format: | Tagungsbericht Buch |
Sprache: | Undetermined |
Veröffentlicht: |
New York, NY
Assoc. for Computing Machinery
2003
|
Schlagworte: | |
Online-Zugang: | Inhaltsverzeichnis |
Beschreibung: | VII, 249 S. Ill., graph. Darst. |
ISBN: | 158113651X |
Internformat
MARC
LEADER | 00000nam a2200000 c 4500 | ||
---|---|---|---|
001 | BV016982404 | ||
003 | DE-604 | ||
005 | 20060310 | ||
007 | t | ||
008 | 030319s2003 ad|| |||| 10||| und d | ||
020 | |a 158113651X |9 1-58113-651-X | ||
035 | |a (OCoLC)633833496 | ||
035 | |a (DE-599)BVBBV016982404 | ||
040 | |a DE-604 |b ger |e rakwb | ||
041 | |a und | ||
049 | |a DE-29T |a DE-91G | ||
084 | |a ELT 352f |2 stub | ||
111 | 2 | |a FPGA |n 11 |d 2003 |c Monterey, Calif. |j Verfasser |0 (DE-588)1902682-1 |4 aut | |
245 | 1 | 0 | |a FPGA |b ACM SIGDA Eleventh ACM International Symposium on Field-Programmable Gate Arrays, Monterey Beach Hotel, Monterey, California, USA, February 23 - 25, 2003 |
246 | 1 | 3 | |a FPGA 2003 |
264 | 1 | |a New York, NY |b Assoc. for Computing Machinery |c 2003 | |
300 | |a VII, 249 S. |b Ill., graph. Darst. | ||
336 | |b txt |2 rdacontent | ||
337 | |b n |2 rdamedia | ||
338 | |b nc |2 rdacarrier | ||
650 | 0 | 7 | |a Field programmable gate array |0 (DE-588)4347749-5 |2 gnd |9 rswk-swf |
655 | 7 | |0 (DE-588)1071861417 |a Konferenzschrift |y 2003 |z Monterey Calif. |2 gnd-content | |
689 | 0 | 0 | |a Field programmable gate array |0 (DE-588)4347749-5 |D s |
689 | 0 | |5 DE-604 | |
856 | 4 | 2 | |m Digitalisierung TU Muenchen |q application/pdf |u http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=010257460&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |3 Inhaltsverzeichnis |
999 | |a oai:aleph.bib-bvb.de:BVB01-010257460 |
Datensatz im Suchindex
_version_ | 1804129901852229632 |
---|---|
adam_text | Table
of
Contents
Session
1 :
Novel
Architectures
Chair:
Michael Butts
(Cadence)
•
Architectures and Algorithms for Synthesizable Embedded
Programmable Logic
Cores
...............3
N.
Kafafi, K. Bozman, S. J. E.
Wilton (University of British
Columbia)
•
The
Stratix™
Routing and Logic Architecture
...............................................................................................12
D. Lewis, V. Betz, P. Laventis. S. Marquardt, J. Rose
(Altera
Toronto Technology Centre), D. Jefferson, A. Lee.
С
Lane,
С
McClintock, B. Pedersen, G. Powell, S. Reddy,
С
Wysocki. R.
СШ
(Altera
Corporation)
•
A Pipelined Configurable Gate Array for Embedded Processors
...........................................................21
A. Lodi. M.
Toma,
F.
Campi, A. Cappelli, R. Guerrieri
(University of
Bologna),
R.
Canegallo
(ST
Microelectronics CR&D)
Session
2:
Placement
Chair: Vaughn Betz
(Altera
Corporation)
•
Hardware-Assisted Simulated Annealing with Application for Fast FPGA Placement
.....................33
M. G. Wrighton. A. M. DeHon (California Institute of Technology)
•
Parallel Placement for Field-Programmable Gate Arrays
..........................................................................43
P. K. Chan, M. D.
F. Schlag
(University of California. Santa Cruz)
•
I/O Placement for FPGAs with Multiple I/O Standards
................................................................................51
W.-K.
Mak
(University of South Florida)
Session
3:
Routing
Chair: Jason Cong (University of California, Los Angeles)
•
Wire Type Assignment for FPGA Routing
......................................................................................................61
S. Lee (University of Texas at Austin), H. Xiang, D. F. Wong (University of Illinois. Urhana-Champaign),
R. Y. Sun f
Minx Inc.)
•
PipeRoute: A Pipelining-Aware Router for FPGAs
......................................................................................68
A. Sharma,
С
Ebeling. S. Hauck (University o/H ashington)
•
Stochastic, Spatial Routing for Hypergraphs, Trees, and Meshes
.........................................................78
R. Huans. J. Wawrzvnek (University of California. Berkeley), A. DeHon (California Institute of I
etimologi
Session
4:
Prototyping, Verification, and Test
Chair: Majid Sarrafzadeh (University of California. Los Angeles)
•
Implementation of BEE: a Real-Time Large-scale Hardware Emulation Engine
.................................91
C. Chang. B. Richards.
R. W.
Brodersen (University of California. Berkeley).
K. Kuusilinna (University of California, Berkeley and Tampere University of Technology
ι
High-Levei Modeling and FPGA Prototyping of Microprocessors
........................................................100
J. Ray (Advanced Micro Devices, Inc.), J.
С. Ное
(Carnegie Mellon University)
Reducing Pin and Area Overhead in Fault-Tolerant FPGA-based Designs
108
F. Lima. L.
Carro,
R.
Reis (Universidade Federal do Rio Grande do Sul)
Panei
Attack of the Killer Gate Arrays
......................................................................................................................
Н8
Moderator: Michael Butts (Cadence)
Session
5:
Logic Synthesis and Mapping
Chair: Steve Wilton, (University of British Columbia)
•
Placement-Driven Technology Mapping for LUT-Based FPGAs
...........................................................121
J. Y. Lin (Aphis Design Technologies, Inc.), A. Jagannathan, J. Cong (University of California, Los Angeles)
•
Verifying the Correctness of FPGA Logic Synthesis Algorithms
..........................................................127
B. Ratchev, M. Hutton, G. Baeckler, B. van
Antwerpen
(Altera
Corporation)
•
Using Logic Duplication to Improve Performance in FPGAs
..................................................................136
K. Schabas, S. D. Brown (University of Toronto)
Session
6:
Device-Level Design
Chair: Guy Lemieux, (University of British Columbia)
•
A Scalable
2
V,
20
GHz FPGA using SiGe HBT BiCMOS Technology
..................................................145
J. R. Guo,
С
You. K. Zhou. R. P. Kraft, J. F. McDonald (Rensselaer Polytechnic Institute),
B. S.
Goda
(UnitedStates Military Academy)
•
Design of FPGA Interconnect for Multilevel Metalization
.........................................................................154
R. Rubin. A. DeHon (California Institute of Technology)
•
Automatic Transistor and Physical Design of FPGA Tiles from an Architectural Specification
. 164
K. Padalia, R. Fung, M. Bourgeauh, A. Egier, J. Rose (University of Toronto)
Session
7:
Architecture Analysis and Automation
Chair: Sinan Kaptanoglu.
(Altera
Corporation)
•
Architecture Evaluation for Power-Efficient FPGAs
..................................................................................175
F. Li. D. Chen. L. He. J. Cong (University of California. Los Angeles)
•
Post-Placement
С
-slow Retiming for the Xilinx Virtex FPGA
.................................................................185
N.
Weaver. Y. Markovskiy. Y.
Patel,
J. W:awrzynek (University of California, Berkeley)
•
An FPGA Architecture with Enhanced Datapath Functionality
..............................................................195
K. Leijten-Nowak (Eindhoven University of Technology), J. L. van
Meerbergen
(Philips Research Labs)
Session 8: Applications
Chair:
Ray Andraka, (Andraka Consulting Group)
•
A Fully Pipelined
Memoryless 17.8
Gbps
AES-128 Encryptor................................................................207
K. U.
Järvinen,
M. T. Tommiska.
J. O. Skyítä
(Helsinki
University of Technology)
•
A Methodology to Implement Block Ciphers in
Reconfigurable
Hardware
and its Application to Fast and Compact AES RIJNDAEL
.......................................................................
216
F.-X. Standaert, G. Rouvroy, J.-J. Quisquater, J.-D.
Legat
(Université Catholique de
Louvam)
•
Energy-Efficient Signal Processing Using FPGAs
.....................................................................................225
S. Choi, R. Scrofano, V. K. Prasanna (University of Southern California). J.-W. Jang (Sogang University)
Posters
•
Poster Abstracts
...................................................................................................................................................237
(Alphabetically by Lead Author)
Author Index
.............................................................................................................................................................249
|
any_adam_object | 1 |
author_corporate | FPGA Monterey, Calif |
author_corporate_role | aut |
author_facet | FPGA Monterey, Calif |
author_sort | FPGA Monterey, Calif |
building | Verbundindex |
bvnumber | BV016982404 |
classification_tum | ELT 352f |
ctrlnum | (OCoLC)633833496 (DE-599)BVBBV016982404 |
discipline | Elektrotechnik |
format | Conference Proceeding Book |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01456nam a2200337 c 4500</leader><controlfield tag="001">BV016982404</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20060310 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">030319s2003 ad|| |||| 10||| und d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">158113651X</subfield><subfield code="9">1-58113-651-X</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)633833496</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV016982404</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">und</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-29T</subfield><subfield code="a">DE-91G</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 352f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="111" ind1="2" ind2=" "><subfield code="a">FPGA</subfield><subfield code="n">11</subfield><subfield code="d">2003</subfield><subfield code="c">Monterey, Calif.</subfield><subfield code="j">Verfasser</subfield><subfield code="0">(DE-588)1902682-1</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">FPGA</subfield><subfield code="b">ACM SIGDA Eleventh ACM International Symposium on Field-Programmable Gate Arrays, Monterey Beach Hotel, Monterey, California, USA, February 23 - 25, 2003</subfield></datafield><datafield tag="246" ind1="1" ind2="3"><subfield code="a">FPGA 2003</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">New York, NY</subfield><subfield code="b">Assoc. for Computing Machinery</subfield><subfield code="c">2003</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">VII, 249 S.</subfield><subfield code="b">Ill., graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Field programmable gate array</subfield><subfield code="0">(DE-588)4347749-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="0">(DE-588)1071861417</subfield><subfield code="a">Konferenzschrift</subfield><subfield code="y">2003</subfield><subfield code="z">Monterey Calif.</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Field programmable gate array</subfield><subfield code="0">(DE-588)4347749-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="m">Digitalisierung TU Muenchen</subfield><subfield code="q">application/pdf</subfield><subfield code="u">http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=010257460&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA</subfield><subfield code="3">Inhaltsverzeichnis</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-010257460</subfield></datafield></record></collection> |
genre | (DE-588)1071861417 Konferenzschrift 2003 Monterey Calif. gnd-content |
genre_facet | Konferenzschrift 2003 Monterey Calif. |
id | DE-604.BV016982404 |
illustrated | Illustrated |
indexdate | 2024-07-09T19:12:30Z |
institution | BVB |
institution_GND | (DE-588)1902682-1 |
isbn | 158113651X |
language | Undetermined |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-010257460 |
oclc_num | 633833496 |
open_access_boolean | |
owner | DE-29T DE-91G DE-BY-TUM |
owner_facet | DE-29T DE-91G DE-BY-TUM |
physical | VII, 249 S. Ill., graph. Darst. |
publishDate | 2003 |
publishDateSearch | 2003 |
publishDateSort | 2003 |
publisher | Assoc. for Computing Machinery |
record_format | marc |
spelling | FPGA 11 2003 Monterey, Calif. Verfasser (DE-588)1902682-1 aut FPGA ACM SIGDA Eleventh ACM International Symposium on Field-Programmable Gate Arrays, Monterey Beach Hotel, Monterey, California, USA, February 23 - 25, 2003 FPGA 2003 New York, NY Assoc. for Computing Machinery 2003 VII, 249 S. Ill., graph. Darst. txt rdacontent n rdamedia nc rdacarrier Field programmable gate array (DE-588)4347749-5 gnd rswk-swf (DE-588)1071861417 Konferenzschrift 2003 Monterey Calif. gnd-content Field programmable gate array (DE-588)4347749-5 s DE-604 Digitalisierung TU Muenchen application/pdf http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=010257460&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA Inhaltsverzeichnis |
spellingShingle | FPGA ACM SIGDA Eleventh ACM International Symposium on Field-Programmable Gate Arrays, Monterey Beach Hotel, Monterey, California, USA, February 23 - 25, 2003 Field programmable gate array (DE-588)4347749-5 gnd |
subject_GND | (DE-588)4347749-5 (DE-588)1071861417 |
title | FPGA ACM SIGDA Eleventh ACM International Symposium on Field-Programmable Gate Arrays, Monterey Beach Hotel, Monterey, California, USA, February 23 - 25, 2003 |
title_alt | FPGA 2003 |
title_auth | FPGA ACM SIGDA Eleventh ACM International Symposium on Field-Programmable Gate Arrays, Monterey Beach Hotel, Monterey, California, USA, February 23 - 25, 2003 |
title_exact_search | FPGA ACM SIGDA Eleventh ACM International Symposium on Field-Programmable Gate Arrays, Monterey Beach Hotel, Monterey, California, USA, February 23 - 25, 2003 |
title_full | FPGA ACM SIGDA Eleventh ACM International Symposium on Field-Programmable Gate Arrays, Monterey Beach Hotel, Monterey, California, USA, February 23 - 25, 2003 |
title_fullStr | FPGA ACM SIGDA Eleventh ACM International Symposium on Field-Programmable Gate Arrays, Monterey Beach Hotel, Monterey, California, USA, February 23 - 25, 2003 |
title_full_unstemmed | FPGA ACM SIGDA Eleventh ACM International Symposium on Field-Programmable Gate Arrays, Monterey Beach Hotel, Monterey, California, USA, February 23 - 25, 2003 |
title_short | FPGA |
title_sort | fpga acm sigda eleventh acm international symposium on field programmable gate arrays monterey beach hotel monterey california usa february 23 25 2003 |
title_sub | ACM SIGDA Eleventh ACM International Symposium on Field-Programmable Gate Arrays, Monterey Beach Hotel, Monterey, California, USA, February 23 - 25, 2003 |
topic | Field programmable gate array (DE-588)4347749-5 gnd |
topic_facet | Field programmable gate array Konferenzschrift 2003 Monterey Calif. |
url | http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=010257460&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |
work_keys_str_mv | AT fpgamontereycalif fpgaacmsigdaeleventhacminternationalsymposiumonfieldprogrammablegatearraysmontereybeachhotelmontereycaliforniausafebruary23252003 AT fpgamontereycalif fpga2003 |