Testing of digital systems:
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Cambridge [u.a.]
Cambridge Univ. Press
2003
|
| Ausgabe: | 1. publ. |
| Schlagworte: | |
| Online-Zugang: | Inhaltsverzeichnis |
| Beschreibung: | XVI, 1000 S. zahlr. graph. Darst. |
| ISBN: | 0521773563 |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV014600977 | ||
| 003 | DE-604 | ||
| 005 | 20030902 | ||
| 007 | t | ||
| 008 | 020731s2003 d||| |||| 00||| eng d | ||
| 020 | |a 0521773563 |9 0-521-77356-3 | ||
| 035 | |a (OCoLC)248172068 | ||
| 035 | |a (DE-599)BVBBV014600977 | ||
| 040 | |a DE-604 |b ger |e rakwb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-824 |a DE-739 | ||
| 050 | 0 | |a TK7874.65 | |
| 082 | 0 | |a 621.381548 | |
| 084 | |a ZN 4930 |0 (DE-625)157422: |2 rvk | ||
| 100 | 1 | |a Jha, Niraj K. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Testing of digital systems |c N. K. Jha and S. Gupta |
| 250 | |a 1. publ. | ||
| 264 | 1 | |a Cambridge [u.a.] |b Cambridge Univ. Press |c 2003 | |
| 300 | |a XVI, 1000 S. |b zahlr. graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 650 | 4 | |a Digital integrated circuits |x Testing | |
| 650 | 0 | 7 | |a Digitale integrierte Schaltung |0 (DE-588)4113313-4 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Test |0 (DE-588)4059549-3 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Digitale integrierte Schaltung |0 (DE-588)4113313-4 |D s |
| 689 | 0 | 1 | |a Test |0 (DE-588)4059549-3 |D s |
| 689 | 0 | |5 DE-604 | |
| 700 | 1 | |a Gupta, Sandeep |e Verfasser |4 aut | |
| 856 | 4 | 2 | |m Digitalisierung UB Passau |q application/pdf |u http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=009924518&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |3 Inhaltsverzeichnis |
| 943 | 1 | |a oai:aleph.bib-bvb.de:BVB01-009924518 | |
Datensatz im Suchindex
| _version_ | 1806054168380571648 |
|---|---|
| adam_text |
Contents
Preface
List of gate symbols
page
xiii
xvi
Introduction
by Ad van
de Goor
1.1
Faults and their manifestation
1.2
An analysis of faults
1.3
Classification of tests
1.4
Fault coverage requirements
1.5
Test economics
1
3
11
14
16
Fault models
26
2.1
Levels of abstraction in circuits
2.2
Fault models at different abstraction levels
2.3
Inductive fault analysis
2.4
Relationships among fault models
26
28
41
44
Combinational logic and fault simulation
3.1
Introduction
3.2
Preliminaries
3.3
Logic simulation
3.4
Fault simulation essentials
3.5
Fault simulation paradigms
3.6
Approximate, low-complexity fault simulation
49
49
52
64
75
82
120
Test generation for combinational circuits
134
4.1
Introduction
134
4.2
Composite circuit representation and value systems
136
4.3
Test generation basics
147
4.4
Implication
153
4.5
Structural test generation: preliminaries
180
4.6
Specific structural test generation paradigms
197
4.7
Non-structural test generation techniques
223
4.8
Test generation systems
235
4.9
Test generation for reduced heat and noise during test
250
Appendix 4.A Implication procedure
262
Sequential ATPG
266
5.1
Classification of sequential ATPG methods and faults
266
5.2
Fault collapsing
273
5.3
Fault simulation
277
5.4
Test generation for synchronous circuits
285
5.5
Test generation for asynchronous circuits
303
5.6
Test compaction
306
/ddq testing
314
314
316
328
333
340
342
6.7
Economics of /ddq testing
348
■
Functional testing
356
6.1
Introduction
6.2
Combinational ATPG
6.3
Sequential ATPG
6.4
Fault diagnosis of combinational circuits
6.5
Built-in current sensors
6.6
Advanced concepts in current sensing based
testin
7.1
Universal test sets
356
7.2
Pseudoexhaustive
testing
359
7.3
Iterative logic array testing
366
8
Delay
fault
testing
8.1
Introduction
8.2
Combinational test generation
8.3
Combinational fault simulation
8.4
Combinational delay fault diagnosis
8.5
Sequential test generation
8.6
Sequential fault simulation
8.7
Pitfalls in delay fault testing and some remedies
8.8
Unconventional delay fault testing techniques
CMOS testing
9.1
Testing of dynamic CMOS circuits
9.2
Testing of static CMOS circuits
9.3
Design for robust testability
■
10
Fault diagnosis
10.1
Introduction
10.2
Notation and basic definitions
10.3
Fault models for diagnosis
10.4
Cause-effect diagnosis
10.5
Effect-cause diagnosis
10.6
Generation of vectors for diagnosis
■
11
Design for testability
11.1
Introduction
11.2
Scan design
11.3
Partial scan
11.4
Organization and use of scan chains
11.5
Boundary scan
11.6
DFT for other test objectives
12
Built-in self-test
680
12.1
Introduction
680
12.2
Pattern generators
682
12.3
Estimation of test length
697
12.4
Test points to improve testability
708
12.5
Custom pattern generators for a given circuit
715
12.6
Response compression
729
12.7
Analysis of aliasing in linear compression
738
12.8
BIST methodologies
745
12.9
In-situ BIST methodologies
755
12.10
Scan-based BIST methodologies
769
12.11
BIST for delay fault testing
775
12.12
BIST techniques to reduce switching activity
780
Synthesis for testability
799
13.1
Combinational logic synthesis for stuck-at fault testability
799
13.2
Combinational logic synthesis for delay fault testability
819
13.3
Sequential logic synthesis for stuck-at fault testability
829
13.4
Sequential logic synthesis for delay fault testability
836
Memory testing
845
by Ad van
de Goor
14.1
Motivation for testing memories
845
14.2
Modeling memory chips
846
14.3
Reduced functional faults
852
14.4
Traditional tests
864
14.5
March tests
868
14.6
Pseudorandom memory tests
878
15
High-level test synthesis
893
15.1
Introduction
893
15.2 RTL
test generation
894
15.3 RTL
fault simulation
912
15.4 RTL
design
for testability
914
15.5 RTL
built-in self-test
929
15.6
Behavioral modification for testability
937
15.7
Behavioral synthesis for testability
939
16
System-on-a-chip test synthesis
953
16.1
Introduction
953
16.2
Core-level test
954
16.3
Core test access
955
16.4
Core test wrapper
977
Index
983 |
| any_adam_object | 1 |
| author | Jha, Niraj K. Gupta, Sandeep |
| author_facet | Jha, Niraj K. Gupta, Sandeep |
| author_role | aut aut |
| author_sort | Jha, Niraj K. |
| author_variant | n k j nk nkj s g sg |
| building | Verbundindex |
| bvnumber | BV014600977 |
| callnumber-first | T - Technology |
| callnumber-label | TK7874 |
| callnumber-raw | TK7874.65 |
| callnumber-search | TK7874.65 |
| callnumber-sort | TK 47874.65 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| classification_rvk | ZN 4930 |
| ctrlnum | (OCoLC)248172068 (DE-599)BVBBV014600977 |
| dewey-full | 621.381548 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.381548 |
| dewey-search | 621.381548 |
| dewey-sort | 3621.381548 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| edition | 1. publ. |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>00000nam a2200000 c 4500</leader><controlfield tag="001">BV014600977</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20030902</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">020731s2003 d||| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0521773563</subfield><subfield code="9">0-521-77356-3</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)248172068</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV014600977</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-824</subfield><subfield code="a">DE-739</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7874.65</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.381548</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4930</subfield><subfield code="0">(DE-625)157422:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Jha, Niraj K.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Testing of digital systems</subfield><subfield code="c">N. K. Jha and S. Gupta</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">1. publ.</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Cambridge [u.a.]</subfield><subfield code="b">Cambridge Univ. Press</subfield><subfield code="c">2003</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XVI, 1000 S.</subfield><subfield code="b">zahlr. graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Digital integrated circuits</subfield><subfield code="x">Testing</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Digitale integrierte Schaltung</subfield><subfield code="0">(DE-588)4113313-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Test</subfield><subfield code="0">(DE-588)4059549-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Digitale integrierte Schaltung</subfield><subfield code="0">(DE-588)4113313-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Test</subfield><subfield code="0">(DE-588)4059549-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Gupta, Sandeep</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="m">Digitalisierung UB Passau</subfield><subfield code="q">application/pdf</subfield><subfield code="u">http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=009924518&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA</subfield><subfield code="3">Inhaltsverzeichnis</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-009924518</subfield></datafield></record></collection> |
| id | DE-604.BV014600977 |
| illustrated | Illustrated |
| indexdate | 2024-07-31T00:57:54Z |
| institution | BVB |
| isbn | 0521773563 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-009924518 |
| oclc_num | 248172068 |
| open_access_boolean | |
| owner | DE-824 DE-739 |
| owner_facet | DE-824 DE-739 |
| physical | XVI, 1000 S. zahlr. graph. Darst. |
| publishDate | 2003 |
| publishDateSearch | 2003 |
| publishDateSort | 2003 |
| publisher | Cambridge Univ. Press |
| record_format | marc |
| spelling | Jha, Niraj K. Verfasser aut Testing of digital systems N. K. Jha and S. Gupta 1. publ. Cambridge [u.a.] Cambridge Univ. Press 2003 XVI, 1000 S. zahlr. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Digital integrated circuits Testing Digitale integrierte Schaltung (DE-588)4113313-4 gnd rswk-swf Test (DE-588)4059549-3 gnd rswk-swf Digitale integrierte Schaltung (DE-588)4113313-4 s Test (DE-588)4059549-3 s DE-604 Gupta, Sandeep Verfasser aut Digitalisierung UB Passau application/pdf http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=009924518&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA Inhaltsverzeichnis |
| spellingShingle | Jha, Niraj K. Gupta, Sandeep Testing of digital systems Digital integrated circuits Testing Digitale integrierte Schaltung (DE-588)4113313-4 gnd Test (DE-588)4059549-3 gnd |
| subject_GND | (DE-588)4113313-4 (DE-588)4059549-3 |
| title | Testing of digital systems |
| title_auth | Testing of digital systems |
| title_exact_search | Testing of digital systems |
| title_full | Testing of digital systems N. K. Jha and S. Gupta |
| title_fullStr | Testing of digital systems N. K. Jha and S. Gupta |
| title_full_unstemmed | Testing of digital systems N. K. Jha and S. Gupta |
| title_short | Testing of digital systems |
| title_sort | testing of digital systems |
| topic | Digital integrated circuits Testing Digitale integrierte Schaltung (DE-588)4113313-4 gnd Test (DE-588)4059549-3 gnd |
| topic_facet | Digital integrated circuits Testing Digitale integrierte Schaltung Test |
| url | http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=009924518&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |
| work_keys_str_mv | AT jhanirajk testingofdigitalsystems AT guptasandeep testingofdigitalsystems |