Final examination for introduction to Verilog:
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Piscataway, NJ
IEEE
2000
|
| Beschreibung: | circa 15 S. |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV014298614 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | t | ||
| 008 | 020515s2000 |||| 00||| eng d | ||
| 035 | |a (OCoLC)633182142 | ||
| 035 | |a (DE-599)BVBBV014298614 | ||
| 040 | |a DE-604 |b ger |e rakwb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-91G | ||
| 100 | 1 | |a Zeidman, Bob |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Final examination for introduction to Verilog |c by Bob Zeidman |
| 264 | 1 | |a Piscataway, NJ |b IEEE |c 2000 | |
| 300 | |a circa 15 S. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 999 | |a oai:aleph.bib-bvb.de:BVB01-009807746 | ||
Datensatz im Suchindex
| _version_ | 1804129193478324224 |
|---|---|
| any_adam_object | |
| author | Zeidman, Bob |
| author_facet | Zeidman, Bob |
| author_role | aut |
| author_sort | Zeidman, Bob |
| author_variant | b z bz |
| building | Verbundindex |
| bvnumber | BV014298614 |
| ctrlnum | (OCoLC)633182142 (DE-599)BVBBV014298614 |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>00653nam a2200241 c 4500</leader><controlfield tag="001">BV014298614</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">020515s2000 |||| 00||| eng d</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)633182142</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV014298614</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91G</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Zeidman, Bob</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Final examination for introduction to Verilog</subfield><subfield code="c">by Bob Zeidman</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Piscataway, NJ</subfield><subfield code="b">IEEE</subfield><subfield code="c">2000</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">circa 15 S.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-009807746</subfield></datafield></record></collection> |
| id | DE-604.BV014298614 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-09T19:01:15Z |
| institution | BVB |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-009807746 |
| oclc_num | 633182142 |
| open_access_boolean | |
| owner | DE-91G DE-BY-TUM |
| owner_facet | DE-91G DE-BY-TUM |
| physical | circa 15 S. |
| publishDate | 2000 |
| publishDateSearch | 2000 |
| publishDateSort | 2000 |
| publisher | IEEE |
| record_format | marc |
| spelling | Zeidman, Bob Verfasser aut Final examination for introduction to Verilog by Bob Zeidman Piscataway, NJ IEEE 2000 circa 15 S. txt rdacontent n rdamedia nc rdacarrier |
| spellingShingle | Zeidman, Bob Final examination for introduction to Verilog |
| title | Final examination for introduction to Verilog |
| title_auth | Final examination for introduction to Verilog |
| title_exact_search | Final examination for introduction to Verilog |
| title_full | Final examination for introduction to Verilog by Bob Zeidman |
| title_fullStr | Final examination for introduction to Verilog by Bob Zeidman |
| title_full_unstemmed | Final examination for introduction to Verilog by Bob Zeidman |
| title_short | Final examination for introduction to Verilog |
| title_sort | final examination for introduction to verilog |
| work_keys_str_mv | AT zeidmanbob finalexaminationforintroductiontoverilog |