FPGA '01: ACM SIGDA International Symposium on Field Programmable Gate Arrays ; Monterey, California, USA
Saved in:
| Corporate Author: | |
|---|---|
| Format: | Conference Proceeding Book |
| Language: | English |
| Published: |
New York, NY
Assoc. for Computing Machinery
2001
|
| Subjects: | |
| Online Access: | Inhaltsverzeichnis |
| Physical Description: | VII, 231 S. Ill., graph. Darst. |
| ISBN: | 1581133413 |
Staff View
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV013777978 | ||
| 003 | DE-604 | ||
| 005 | 20020226 | ||
| 007 | t| | ||
| 008 | 010620s2001 xx ad|| |||| 10||| eng d | ||
| 020 | |a 1581133413 |9 1-58113-341-3 | ||
| 035 | |a (OCoLC)632939693 | ||
| 035 | |a (DE-599)BVBBV013777978 | ||
| 040 | |a DE-604 |b ger |e rakwb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-91G |a DE-20 |a DE-739 | ||
| 084 | |a DAT 195f |2 stub | ||
| 111 | 2 | |a FPGA |n 9 |d 2001 |c Monterey, Calif. |j Verfasser |0 (DE-588)10022620-6 |4 aut | |
| 245 | 1 | 0 | |a FPGA '01 |b ACM SIGDA International Symposium on Field Programmable Gate Arrays ; Monterey, California, USA |
| 246 | 1 | 3 | |a FPGA 2001 |
| 264 | 1 | |a New York, NY |b Assoc. for Computing Machinery |c 2001 | |
| 300 | |a VII, 231 S. |b Ill., graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 650 | 0 | 7 | |a Gate-Array-Bauelement |0 (DE-588)4113666-4 |2 gnd |9 rswk-swf |
| 655 | 7 | |0 (DE-588)1071861417 |a Konferenzschrift |y 2001 |z Monterey Calif. |2 gnd-content | |
| 689 | 0 | 0 | |a Gate-Array-Bauelement |0 (DE-588)4113666-4 |D s |
| 689 | 0 | |5 DE-604 | |
| 710 | 2 | |a Association for Computing Machinery |b Special Interest Group on Design Automation |e Sonstige |0 (DE-588)10620-3 |4 oth | |
| 856 | 4 | 2 | |m Digitalisierung TU Muenchen |q application/pdf |u http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=009418725&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |3 Inhaltsverzeichnis |
| 943 | 1 | |a oai:aleph.bib-bvb.de:BVB01-009418725 | |
Record in the Search Index
| _version_ | 1820868243264372736 |
|---|---|
| adam_text |
Table
of
Contents
Session
1 :
Placement
and Routing
Chair:
Carl Ebeling, University of
Washington
Timing-Driven
Placement
for Hierarchical
Programmable
Logic Devices
.
з
M. Hutton, K.
Adibsamii, and A. Leaver
(Altera
Corporation)
LRoute: A
Delay
Minimal Router
for Hierarchical CPLDs
.12
K. K. Lee (Synopsys, Inc.) and M. D. F.
Wong (University of
Texas
at Austin)
A Crosstalk-Aware Timing-Driven Router for FPGAs
.21
S. J. E. Wilton (University of British Columbia)
Runtime and Quality Tradeoffs in FPGA Placement and Routing
.29
C. Mulpuri and S. Hauck (University of Washington)
Session
2:
Technology Mapping
Chair: Steven Wilton, University of British Columbia
Performance-Driven Mapping for CPLD Architectures
.39
D. Chen, J. Cong, M. D. Ercegovac, and Z. Huang (University of California, Los Angeles)
Simultaneous Logic Decomposition with Technology Mapping
in FPGA Designs
.48
G. Chen and J. Cong (University of California, Los Angeles)
Session
3:
Routing Architectures
Chair: Tom Kean, Algotronix
Using Sparse Crossbars within
LUT
Clusters
59
G. Lemieux and D. Lewis (University of Toronto)
Detailed Routing Architectures for Embedded Programmable
Logic IP Cores
.69
P. Hallschmid and S. J. E. Wilton (University of British Columbia)
Mixing Buffers and Pass Transistors in FPGA Routing Architectures
75
M. Sheng and J. Rose (University of Toronto)
Session 4: Applications
Chair:
Ray Andraka, Andraka Consulting
Reprogrammable
Network Packet Processing
on the Field
Programmable Port Extender (FPX)
.87
J. W.
Lockwood, N.
Naufel, J. S. Turner, and D. E. Taylor (Washington University)
Fast Implementations of Secret-Key Block Ciphers Using
Mixed Inner- and Outer-Round Pipelining
.94
P. Chodowiec, P. Khuon, and K.
Gaj
(George Mason University)
Algorithmic Transformations in the Implementation of K-means
Clustering on
Reconfigurable
Hardware
.
юз
M.
Estlick,
M.
Leeser (Northeastern University), J. J. Szymanski,
and J. Theiler (Los Alamos National Laboratory)
Panel: Is Marriage in the Cards for Programmable Logic,
Microprocessors and ASICs?
.111
Moderator: S. Kaptanoglu (Adaptive Silicon)
Panalists: J. East (Actel), T. Garverick (Adaptive Silicon), S. Hauck (University of Washington),
D. Papworth (Intel), D.
Tavana
(Triscend), S. Trimberger (Xilinx), and R. Vasishta (LSI Logic)
Session
5:
Reconfigurable
Computing
Chair: Steve Trimberger, Xilinx
Attacking the Semantic Gap Between Application Programming
Languages and Configurable Hardware
.115
G. Snider, B. Shackleford, and R. J. Carter (Hewlett-Packard Laboratories)
Matching and Searching Analysis for Parallel Hardware
Implementation on FPGAs
.125
P. Moisset, P. Diniz, and J. Park (University of Southern California/Information Sciences Institute)
Evaluation of the Streams
-С
C-to-FPGA Compiler: An Applications
Perspective
.134
J.
Frigo, M.
Gokhale (Los Alamos National Laboratory), and D. Lavenier (IRISA-CNRS)
The Effect of
Reconfigurable
Units in Superscalar Processors
.141
J. E. Carrillo E. and P. Chow (University of Toronto)
Session 6:
Pipelined
Routing
Architectures
Chair: Andre DeHon,
Cal
Tech
Interconnect Pipelining in a Throughput-Intensive FPGA Architecture
.153
A. Singh, A. Mukherjee, and M. Marek-Sadowska (University of California. Santa Barbara)
The Case for Registered Routing Switches in Field Programmable
Gate Arrays
.
161
D. P. Singh and S. D. Brown (University of Toronto)
Session
7:
Issues in FPGA-Based Systems
Chair: Chuck Stroud, University of North Carolina-Charlotte
Configuration Compression for FPGA-based Embedded Systems
173
A. Dandalis and V. K. Prasanna (University of Southern California)
A Memory Coherence Technique for Online Transient Error
Recovery of FPGA Configurations
.
18З
W.-J. Huang and E. J. McCluskey (Stanford University)
Run-Time Defect Tolerance using JBits
.193
P. Sundararajan and S. A. Guccione (Xilinx, Inc.
)
Session
8:
Applications in Image/Video Compression
Chair: Miriam Leeser, Northeastern University
A Pipelined Architecture for Partitioned DWT Based Lossy Image
Compression using FPGA's
.201
J.
Ritter
and P. Molitor (Martin-Luther-University Halle-Wittenberg)
An FPGA-Based Video Compressor for H.263 Compatible
Bit Streams
.207
G. Lienhart, R.
Männer
(University of Mannheim). R. Lay and K. H. Noffz (Silicon Software GmbH)
FPGA Implementation of a Novel, Fast Motion Estimation Algorithm
for Real-Time Video Compression
21
з
S.
Ramachandran and S. Srinivasan (Indian Institute of Technology. Madras/
Poster Abstracts
.221
(Alphabetically by title)
Author Index
.
--'i |
| any_adam_object | 1 |
| author_corporate | FPGA Monterey, Calif |
| author_corporate_role | aut |
| author_facet | FPGA Monterey, Calif |
| author_sort | FPGA Monterey, Calif |
| building | Verbundindex |
| bvnumber | BV013777978 |
| classification_rvk | SS 2001 |
| classification_tum | DAT 195f |
| ctrlnum | (OCoLC)632939693 (DE-599)BVBBV013777978 |
| discipline | Informatik |
| format | Conference Proceeding Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>00000nam a2200000 c 4500</leader><controlfield tag="001">BV013777978</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20020226</controlfield><controlfield tag="007">t|</controlfield><controlfield tag="008">010620s2001 xx ad|| |||| 10||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">1581133413</subfield><subfield code="9">1-58113-341-3</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)632939693</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV013777978</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91G</subfield><subfield code="a">DE-20</subfield><subfield code="a">DE-739</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">DAT 195f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="111" ind1="2" ind2=" "><subfield code="a">FPGA</subfield><subfield code="n">9</subfield><subfield code="d">2001</subfield><subfield code="c">Monterey, Calif.</subfield><subfield code="j">Verfasser</subfield><subfield code="0">(DE-588)10022620-6</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">FPGA '01</subfield><subfield code="b">ACM SIGDA International Symposium on Field Programmable Gate Arrays ; Monterey, California, USA</subfield></datafield><datafield tag="246" ind1="1" ind2="3"><subfield code="a">FPGA 2001</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">New York, NY</subfield><subfield code="b">Assoc. for Computing Machinery</subfield><subfield code="c">2001</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">VII, 231 S.</subfield><subfield code="b">Ill., graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Gate-Array-Bauelement</subfield><subfield code="0">(DE-588)4113666-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="0">(DE-588)1071861417</subfield><subfield code="a">Konferenzschrift</subfield><subfield code="y">2001</subfield><subfield code="z">Monterey Calif.</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Gate-Array-Bauelement</subfield><subfield code="0">(DE-588)4113666-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="710" ind1="2" ind2=" "><subfield code="a">Association for Computing Machinery</subfield><subfield code="b">Special Interest Group on Design Automation</subfield><subfield code="e">Sonstige</subfield><subfield code="0">(DE-588)10620-3</subfield><subfield code="4">oth</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="m">Digitalisierung TU Muenchen</subfield><subfield code="q">application/pdf</subfield><subfield code="u">http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=009418725&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA</subfield><subfield code="3">Inhaltsverzeichnis</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-009418725</subfield></datafield></record></collection> |
| genre | (DE-588)1071861417 Konferenzschrift 2001 Monterey Calif. gnd-content |
| genre_facet | Konferenzschrift 2001 Monterey Calif. |
| id | DE-604.BV013777978 |
| illustrated | Illustrated |
| indexdate | 2025-01-10T13:21:16Z |
| institution | BVB |
| institution_GND | (DE-588)10022620-6 (DE-588)10620-3 |
| isbn | 1581133413 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-009418725 |
| oclc_num | 632939693 |
| open_access_boolean | |
| owner | DE-91G DE-BY-TUM DE-20 DE-739 |
| owner_facet | DE-91G DE-BY-TUM DE-20 DE-739 |
| physical | VII, 231 S. Ill., graph. Darst. |
| publishDate | 2001 |
| publishDateSearch | 2001 |
| publishDateSort | 2001 |
| publisher | Assoc. for Computing Machinery |
| record_format | marc |
| spelling | FPGA 9 2001 Monterey, Calif. Verfasser (DE-588)10022620-6 aut FPGA '01 ACM SIGDA International Symposium on Field Programmable Gate Arrays ; Monterey, California, USA FPGA 2001 New York, NY Assoc. for Computing Machinery 2001 VII, 231 S. Ill., graph. Darst. txt rdacontent n rdamedia nc rdacarrier Gate-Array-Bauelement (DE-588)4113666-4 gnd rswk-swf (DE-588)1071861417 Konferenzschrift 2001 Monterey Calif. gnd-content Gate-Array-Bauelement (DE-588)4113666-4 s DE-604 Association for Computing Machinery Special Interest Group on Design Automation Sonstige (DE-588)10620-3 oth Digitalisierung TU Muenchen application/pdf http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=009418725&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA Inhaltsverzeichnis |
| spellingShingle | FPGA '01 ACM SIGDA International Symposium on Field Programmable Gate Arrays ; Monterey, California, USA Gate-Array-Bauelement (DE-588)4113666-4 gnd |
| subject_GND | (DE-588)4113666-4 (DE-588)1071861417 |
| title | FPGA '01 ACM SIGDA International Symposium on Field Programmable Gate Arrays ; Monterey, California, USA |
| title_alt | FPGA 2001 |
| title_auth | FPGA '01 ACM SIGDA International Symposium on Field Programmable Gate Arrays ; Monterey, California, USA |
| title_exact_search | FPGA '01 ACM SIGDA International Symposium on Field Programmable Gate Arrays ; Monterey, California, USA |
| title_full | FPGA '01 ACM SIGDA International Symposium on Field Programmable Gate Arrays ; Monterey, California, USA |
| title_fullStr | FPGA '01 ACM SIGDA International Symposium on Field Programmable Gate Arrays ; Monterey, California, USA |
| title_full_unstemmed | FPGA '01 ACM SIGDA International Symposium on Field Programmable Gate Arrays ; Monterey, California, USA |
| title_short | FPGA '01 |
| title_sort | fpga 01 acm sigda international symposium on field programmable gate arrays monterey california usa |
| title_sub | ACM SIGDA International Symposium on Field Programmable Gate Arrays ; Monterey, California, USA |
| topic | Gate-Array-Bauelement (DE-588)4113666-4 gnd |
| topic_facet | Gate-Array-Bauelement Konferenzschrift 2001 Monterey Calif. |
| url | http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=009418725&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |
| work_keys_str_mv | AT fpgamontereycalif fpga01acmsigdainternationalsymposiumonfieldprogrammablegatearraysmontereycaliforniausa AT associationforcomputingmachineryspecialinterestgroupondesignautomation fpga01acmsigdainternationalsymposiumonfieldprogrammablegatearraysmontereycaliforniausa AT fpgamontereycalif fpga2001 AT associationforcomputingmachineryspecialinterestgroupondesignautomation fpga2001 |