Digital system design with VHDL:
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Harlow [u.a.]
Prentice Hall
2000
|
| Ausgabe: | 1. publ. |
| Schlagworte: | |
| Beschreibung: | XII, 323 S. graph. Darst. |
| ISBN: | 0201360632 |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV013502733 | ||
| 003 | DE-604 | ||
| 005 | 20080207 | ||
| 007 | t | ||
| 008 | 001219s2000 d||| |||| 00||| eng d | ||
| 020 | |a 0201360632 |9 0-201-36063-2 | ||
| 035 | |a (OCoLC)247339158 | ||
| 035 | |a (DE-599)BVBBV013502733 | ||
| 040 | |a DE-604 |b ger |e rakwb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-91 |a DE-858 |a DE-Aug4 |a DE-859 |a DE-11 | ||
| 082 | 0 | |a 621.392 | |
| 084 | |a ST 195 |0 (DE-625)143608: |2 rvk | ||
| 084 | |a ST 250 |0 (DE-625)143626: |2 rvk | ||
| 084 | |a ZN 5400 |0 (DE-625)157454: |2 rvk | ||
| 084 | |a ZN 5405 |0 (DE-625)157455: |2 rvk | ||
| 084 | |a ZN 5600 |0 (DE-625)157468: |2 rvk | ||
| 084 | |a ELT 453f |2 stub | ||
| 084 | |a DAT 190f |2 stub | ||
| 100 | 1 | |a Zwoliński, Mark |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Digital system design with VHDL |c Mark Zwoliński |
| 250 | |a 1. publ. | ||
| 264 | 1 | |a Harlow [u.a.] |b Prentice Hall |c 2000 | |
| 300 | |a XII, 323 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 650 | 0 | 7 | |a Digitalschaltung |0 (DE-588)4012295-5 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a VHDL |0 (DE-588)4254792-1 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a VHDL-AMS |0 (DE-588)4730081-4 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Digitalschaltung |0 (DE-588)4012295-5 |D s |
| 689 | 0 | 1 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |D s |
| 689 | 0 | 2 | |a VHDL |0 (DE-588)4254792-1 |D s |
| 689 | 0 | |5 DE-604 | |
| 689 | 1 | 0 | |a VHDL-AMS |0 (DE-588)4730081-4 |D s |
| 689 | 1 | |8 1\p |5 DE-604 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-009216664 | ||
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
Datensatz im Suchindex
| _version_ | 1804128293677432832 |
|---|---|
| any_adam_object | |
| author | Zwoliński, Mark |
| author_facet | Zwoliński, Mark |
| author_role | aut |
| author_sort | Zwoliński, Mark |
| author_variant | m z mz |
| building | Verbundindex |
| bvnumber | BV013502733 |
| classification_rvk | ST 195 ST 250 ZN 5400 ZN 5405 ZN 5600 |
| classification_tum | ELT 453f DAT 190f |
| ctrlnum | (OCoLC)247339158 (DE-599)BVBBV013502733 |
| dewey-full | 621.392 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.392 |
| dewey-search | 621.392 |
| dewey-sort | 3621.392 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Informatik Elektrotechnik Elektrotechnik / Elektronik / Nachrichtentechnik |
| edition | 1. publ. |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01666nam a2200493 c 4500</leader><controlfield tag="001">BV013502733</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20080207 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">001219s2000 d||| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0201360632</subfield><subfield code="9">0-201-36063-2</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)247339158</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV013502733</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91</subfield><subfield code="a">DE-858</subfield><subfield code="a">DE-Aug4</subfield><subfield code="a">DE-859</subfield><subfield code="a">DE-11</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.392</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 195</subfield><subfield code="0">(DE-625)143608:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 250</subfield><subfield code="0">(DE-625)143626:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 5400</subfield><subfield code="0">(DE-625)157454:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 5405</subfield><subfield code="0">(DE-625)157455:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 5600</subfield><subfield code="0">(DE-625)157468:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 453f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">DAT 190f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Zwoliński, Mark</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Digital system design with VHDL</subfield><subfield code="c">Mark Zwoliński</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">1. publ.</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Harlow [u.a.]</subfield><subfield code="b">Prentice Hall</subfield><subfield code="c">2000</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XII, 323 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Digitalschaltung</subfield><subfield code="0">(DE-588)4012295-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VHDL</subfield><subfield code="0">(DE-588)4254792-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VHDL-AMS</subfield><subfield code="0">(DE-588)4730081-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Digitalschaltung</subfield><subfield code="0">(DE-588)4012295-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">VHDL</subfield><subfield code="0">(DE-588)4254792-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">VHDL-AMS</subfield><subfield code="0">(DE-588)4730081-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-009216664</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield></record></collection> |
| id | DE-604.BV013502733 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T18:46:57Z |
| institution | BVB |
| isbn | 0201360632 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-009216664 |
| oclc_num | 247339158 |
| open_access_boolean | |
| owner | DE-91 DE-BY-TUM DE-858 DE-Aug4 DE-859 DE-11 |
| owner_facet | DE-91 DE-BY-TUM DE-858 DE-Aug4 DE-859 DE-11 |
| physical | XII, 323 S. graph. Darst. |
| publishDate | 2000 |
| publishDateSearch | 2000 |
| publishDateSort | 2000 |
| publisher | Prentice Hall |
| record_format | marc |
| spelling | Zwoliński, Mark Verfasser aut Digital system design with VHDL Mark Zwoliński 1. publ. Harlow [u.a.] Prentice Hall 2000 XII, 323 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Digitalschaltung (DE-588)4012295-5 gnd rswk-swf VHDL (DE-588)4254792-1 gnd rswk-swf VHDL-AMS (DE-588)4730081-4 gnd rswk-swf Schaltungsentwurf (DE-588)4179389-4 gnd rswk-swf Digitalschaltung (DE-588)4012295-5 s Schaltungsentwurf (DE-588)4179389-4 s VHDL (DE-588)4254792-1 s DE-604 VHDL-AMS (DE-588)4730081-4 s 1\p DE-604 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
| spellingShingle | Zwoliński, Mark Digital system design with VHDL Digitalschaltung (DE-588)4012295-5 gnd VHDL (DE-588)4254792-1 gnd VHDL-AMS (DE-588)4730081-4 gnd Schaltungsentwurf (DE-588)4179389-4 gnd |
| subject_GND | (DE-588)4012295-5 (DE-588)4254792-1 (DE-588)4730081-4 (DE-588)4179389-4 |
| title | Digital system design with VHDL |
| title_auth | Digital system design with VHDL |
| title_exact_search | Digital system design with VHDL |
| title_full | Digital system design with VHDL Mark Zwoliński |
| title_fullStr | Digital system design with VHDL Mark Zwoliński |
| title_full_unstemmed | Digital system design with VHDL Mark Zwoliński |
| title_short | Digital system design with VHDL |
| title_sort | digital system design with vhdl |
| topic | Digitalschaltung (DE-588)4012295-5 gnd VHDL (DE-588)4254792-1 gnd VHDL-AMS (DE-588)4730081-4 gnd Schaltungsentwurf (DE-588)4179389-4 gnd |
| topic_facet | Digitalschaltung VHDL VHDL-AMS Schaltungsentwurf |
| work_keys_str_mv | AT zwolinskimark digitalsystemdesignwithvhdl |