Computer aided verification: 12th international conference, CAV 2000, Chicago, IL, USA, July 15 - 19, 2000 ; proceedings
Gespeichert in:
| Format: | Tagungsbericht Buch |
|---|---|
| Sprache: | English |
| Veröffentlicht: |
Berlin ; Heidelberg ; New York ; Barcelona ; Hong Kong ; London
Springer
2000
|
| Schriftenreihe: | Lecture notes in computer science
1855 |
| Schlagworte: | |
| Online-Zugang: | Inhaltsverzeichnis |
| Beschreibung: | X, 582 S. |
| ISBN: | 3540677704 |
Internformat
MARC
| LEADER | 00000nam a22000008cb4500 | ||
|---|---|---|---|
| 001 | BV013219033 | ||
| 003 | DE-604 | ||
| 005 | 20000725 | ||
| 007 | t| | ||
| 008 | 000620s2000 gw |||| 10||| eng d | ||
| 016 | 7 | |a 959215522 |2 DE-101 | |
| 020 | |a 3540677704 |9 3-540-67770-4 | ||
| 035 | |a (OCoLC)44736093 | ||
| 035 | |a (DE-599)BVBBV013219033 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 044 | |a gw |c DE | ||
| 049 | |a DE-91G |a DE-384 |a DE-739 |a DE-29T |a DE-824 |a DE-19 |a DE-634 |a DE-83 |a DE-706 | ||
| 050 | 0 | |a QA76.76.V47 | |
| 082 | 0 | |a 004.24 |2 21 | |
| 084 | |a DAT 325f |2 stub | ||
| 245 | 1 | 0 | |a Computer aided verification |b 12th international conference, CAV 2000, Chicago, IL, USA, July 15 - 19, 2000 ; proceedings |c E. Allen Emerson ; A. Prasad Sistla (ed.) |
| 264 | 1 | |a Berlin ; Heidelberg ; New York ; Barcelona ; Hong Kong ; London |b Springer |c 2000 | |
| 300 | |a X, 582 S. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Lecture notes in computer science |v 1855 | |
| 650 | 7 | |a Circuits intégrés - Essais - Congrès |2 ram | |
| 650 | 4 | |a Circuits intégrés - Vérification - Congrès | |
| 650 | 7 | |a Logiciels - Essais - Congrès |2 ram | |
| 650 | 4 | |a Logiciels - Vérification - Congrès | |
| 650 | 7 | |a Software |2 gtt | |
| 650 | 7 | |a Verificatie |2 gtt | |
| 650 | 7 | |a déduction automatique |2 inriac | |
| 650 | 7 | |a démonstration théorème |2 inriac | |
| 650 | 7 | |a méthode formelle |2 inriac | |
| 650 | 7 | |a méthode vérification |2 inriac | |
| 650 | 7 | |a validation modèle |2 inriac | |
| 650 | 7 | |a vérification automatique |2 inriac | |
| 650 | 4 | |a Computer software |x Verification |v Congresses | |
| 650 | 4 | |a Integrated circuits |x Verification |v Congresses | |
| 650 | 0 | 7 | |a Verifikation |0 (DE-588)4135577-5 |2 gnd |9 rswk-swf |
| 655 | 7 | |0 (DE-588)1071861417 |a Konferenzschrift |y 2000 |z Chicago Ill. |2 gnd-content | |
| 689 | 0 | 0 | |a Verifikation |0 (DE-588)4135577-5 |D s |
| 689 | 0 | |5 DE-604 | |
| 700 | 1 | |a Emerson, E. Allen |e Sonstige |4 oth | |
| 711 | 2 | |a CAV |n 12 |d 2000 |c Chicago, Ill. |j Sonstige |0 (DE-588)2184141-X |4 oth | |
| 830 | 0 | |a Lecture notes in computer science |v 1855 |w (DE-604)BV000000607 |9 1855 | |
| 856 | 4 | 2 | |m DNB Datenaustausch |q application/pdf |u http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=009007540&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |3 Inhaltsverzeichnis |
| 943 | 1 | |a oai:aleph.bib-bvb.de:BVB01-009007540 | |
Datensatz im Suchindex
| _version_ | 1820874891927224320 |
|---|---|
| adam_text |
TABLE
OF
CONTENTS
INVITED
TALKS
AND
TUTORIALS
KEYNOTE
ADDRESS:
ABSTRACTION,
COMPOSITION,
SYMMETRY,
AND
A
LITTLE
DEDUCTION:
THE
REMEDIES
TO
STATE
EXPLOSION
.
1
A.
PNUELI
INVITED
ADDRESS:
APPLYING
FORMAL
METHODS
TO
CRYPTOGRAPHIC
PROTOCOL
ANALYSIS
.
2
C.
MEADOWS
INVITED
TUTORIAL:
BOOLEAN
SATISFIABILITY
ALGORITHMS
AND
APPLICATIONS
IN
ELECTRONIC
DESIGN
AUTOMATION
.
3
J.
MARQUES-SILVA,
K.
SAKALLAH
INVITED
TUTORIAL:
VERIFICATION
OF
INFINITE-STATE
AND
PARAMETERIZED
SYSTEMS
.
4
P.A.
ABDULLA,
B.
JONSSON
REGULAR
PAPERS
AN
ABSTRACTION
ALGORITHM
FOR
THE
VERIFICATION
OF
GENERALIZED
C-SLOW
DESIGNS
5
J.
BAUMGARTNER,
A.
TRIPP,
A.
AZIZ,
V.
SINGHAL,
F.
ANDERSEN
ACHIEVING
SCALABILITY
IN
PARALLEL
REACHABILITY
ANALYSIS
OF
VERY
LARGE
CIRCUITS
20
T.
HEYMAN,
D.
GEIST,
0.
GRUMBERG,
A.
SCHUSTER
AN
AUTOMATA-THEORETIC
APPROACH
TO
REASONING
ABOUT
INFINITE-STATE
SYSTEMS
.
36
0.
KUPFERMAN,
M.
Y.
VARDI
AUTOMATIC
VERIFICATION
OF
PARAMETERIZED
CACHE
COHERENCE
PROTOCOLS
.
53
G.
DELZANNO
BINARY
REACHABILITY
ANALYSIS
OF
DISCRETE
PUSHDOWN
TIMED
AUTOMATA
.
69
Z.
DANG,
O.H.
IBARRA,
T.
BULTAN,
R.A.
KEMMERER,
J.
SU
BOOLEAN
SATISFIABILITY
WITH
TRANSITIVITY
CONSTRAINTS
.
85
R.E.
BRYANT,
M.N.
VELEV
BOUNDED
MODEL
CONSTRUCTION
FOR
MONADIC
SECOND-ORDER
LOGICS
.
99
A.
AYARI,
D.
BASIN
BUILDING
CIRCUITS
FROM
RELATIONS
.
113
J.H.
KUKULA,
T.R.
SHIPLE
VIII
TABLE
OF
CONTENTS
COMBINING
DECISION
DIAGRAMS
AND
SAT
PROCEDURES
FOR
EFFICIENT
SYMBOLIC
MODEL
CHECKING
.
124
P.F.
WILLIAMS,
A.
BIERE,
E.M.
CLARKE,
A.
GUPTA
ON
THE
COMPLETENESS
OF
COMPOSITIONAL
REASONING
.
139
K.S.
NAMJOSHI,
R.J.
TREFLER
COUNTEREXAMPLE-GUIDED
ABSTRACTION
REFINEMENT
.
154
E.
CLARKE,
O.
GRUMBERG,
S.
JHA,
Y.
LU,
H.
VEITH
DECISION
PROCEDURES
FOR
INDUCTIVE
BOOLEAN
FUNCTIONS
BASED
ON
ALTERNATING
AUTOMATA
.
170
A.
AYARI,
D.
BASIN,
F.
KLAEDTKE
DETECTING
ERRORS
BEFORE
REACHING
THEM
.
186
L.
DE
ALFARO,
T.A.
HENZINGER,
F.Y.C.
MANG
A
DISCRETE
STRATEGY
IMPROVEMENT
ALGORITHM
FOR
SOLVING
PARITY
GAMES
.
202
J.
VOGE,
M.
JURDZINSKI
DISTRIBUTING
TIMED
MODEL
CHECKING
-
HOW
THE
SEARCH
ORDER
MATTERS
.
216
G.
BEHRMANN,
T.
HUNE,
F.
VAANDRAGER
EFFICIENT
ALGORITHMS
FOR
MODEL
CHECKING
PUSHDOWN
SYSTEMS
.
232
J.
ESPARZA,
D.
HANSEL,
P.
ROSSMANITH,
S.
SCHWOON
EFFICIENT
BIICHI
AUTOMATA
FROM
LTL
FORMULAE
.
248
F.
SOMENZI,
R.
BLOEM
EFFICIENT
DETECTION
OF
GLOBAL
PROPERTIES
IN
DISTRIBUTED
SYSTEMS
USING
PARTIAL-ORDER
METHODS
.
264
S.D.
STOLLER,
L.
UNNIKRISHNAN,
Y.A.
LIU
EFFICIENT
REACHABILITY
ANALYSIS
OF
HIERARCHICAL
REACTIVE
MACHINES
.
280
R.
ALUR,
R.
GROSU,
M.
MCDOUGALL
FORMAL
VERIFICATION
OF
VLIW
MICROPROCESSORS
WITH
SPECULATIVE
EXECUTION
.
296
M.N.
VELEV
INDUCTION
IN
COMPOSITIONAL
MODEL
CHECKING
.
312
K.L.
MCMILLAN,
S.
QADEER,
J.B.
SAXE
LIVENESS
AND
ACCELERATION
IN
PARAMETERIZED
VERIFICATION
.
328
A.
PNUELI,
E.
SHAHAR
MECHANICAL
VERIFICATION
OF
AN
IDEAL
INCREMENTAL
ABR
CONFORMANCE
ALGORITHM
.
344
M.
RUSINOWITCH,
S.
STRATULAT,
F.
KLAY
TABLE
OF
CONTENTS
IX
MODEL
CHECKING
CONTINUOUS-TIME
MARKOV
CHAINS
BY
TRANSIENT
ANALYSIS
.
358
C.
BAIER,
B.
HAVERKORT,
H.
HERMANNS,
J.-P.
KATOEN
MODEL-CHECKING
FOR
HYBRID
SYSTEMS
BY
QUOTIENTING
AND
CONSTRAINTS
SOLVING
.
373
F.
CASSEZ,
F.
LAROUSSINIE
PRIORITIZED
TRAVERSAL:
EFFICIENT
REACHABILITY
ANALYSIS
FOR
VERIFICATION
AND
FALSIFICATION
.
389
R.
FRAER,
G.
KAMHI,
B.
ZIV,
M.Y.
VARDI,
L.
FIX
REGULAR
MODEL
CHECKING
.
403
A.
BOUAJJANI,
B.
JONSSON,
M.
NILSSON,
T.
TOUILI
SYMBOLIC
TECHNIQUES
FOR
PARAMETRIC
REASONING
ABOUT
COUNTER
AND
CLOCK
SYSTEMS
.
419
A.
ANNICHINI,
E.
A
SARIN,
A.
BOUAJJANI
SYNTACTIC
PROGRAM
TRANSFORMATIONS
FOR
AUTOMATIC
ABSTRACTION
.
435
K.S.
NAMJOSHI,
R.P.
KURSHAN
TEMPORAL-LOGIC
QUERIES
.
450
W.
CHAN
ARE
TIMED
AUTOMATA
UPDATABLE?
.
464
P.
BOUYER,
C.
DUFOURD,
E.
FLEURY,
A.
PETIT
TUNING
SAT
CHECKERS
FOR
BOUNDED
MODEL
CHECKING
.
480
O.
SHTRICHMAN
UNFOLDINGS
OF
UNBOUNDED
PETRI
NETS
.
495
P.A.
ABDULLA,
S.P.
IYER,
A.
NYLEN
VERIFICATION
DIAGRAMS
REVISITED:
DISJUNCTIVE
INVARIANTS
FOR
EASY
VERIFICATION
.
508
J.
RUSHBY
VERIFYING
ADVANCED
MICROARCHITECTURES
THAT
SUPPORT
SPECULATION
AND
EXCEPTIONS
.
521
R.
HOSABETTU,
G.
GOPALAKRISHNAN,
M.
SRIVAS
TOOL
PAPERS
FOCS:
AUTOMATIC
GENERATION
OF
SIMULATION
CHECKERS
FROM
FORMAL
SPECIFICATIONS
.
538
Y.
ABARBANEL,
I.
BEER,
L.
GLUHOVSKY,
S.
KEIDAR,
Y.
WOLFSTHAL
IF:
A
VALIDATION
ENVIRONMENT
FOR
TIMED
ASYNCHRONOUS
SYSTEMS
.
543
M.
BOZGA,
J.-C.
FERNANDEZ,
L.
GHIRVU,
S.
GRAF,
J.-P.
KRIMM,
L.
MOUNIER
X
TABLE
OF
CONTENTS
INTEGRATING
WS1S
WITH
PVS
.
548
S.
OWRE,
H.
RUEFL
P
ET
:
AN
INTERACTIVE
SOFTWARE
TESTING
TOOL
.
552
E.
GUNTER,
R.
KURSHAN,
D.
PELED
A
PROOF-CARRYING
CODE
ARCHITECTURE
FOR
JAVA
.
557
C.
COLBY,
P.
LEE,
G.C.
NECULA
THE
S
TATEMATE
VERIFICATION
ENVIRONMENT
-
MAKING
IT
REAL
.
561
T.
BIENMULLER,
W.
DAMM,
H.
WITTKE
TAPS:
A
FIRST-ORDER
VERIFIER
FOR
CRYPTOGRAPHIC
PROTOCOLS
.
568
E.
COHEN
VINAS-P:
A
TOOL
FOR
TRACE
THEORETIC
VERIFICATION
OF
TIMED
ASYNCHRONOUS
CIRCUITS
.
572
T.
YONEDA
XMC:
A
LOGIC-PROGRAMMING-BASED
VERIFICATION
TOOLSET
.
576
C.R.
RAMAKRISHNAN,
I.
V.
RAMAKRISHNAN,
S.A.
SMOLKA,
Y.
DONG,
X.
DU,
A.
ROYCHOUDHURY,
V.N.
VENKATAKRISHNAN
AUTHOR
INDEX
.
581 |
| any_adam_object | 1 |
| building | Verbundindex |
| bvnumber | BV013219033 |
| callnumber-first | Q - Science |
| callnumber-label | QA76 |
| callnumber-raw | QA76.76.V47 |
| callnumber-search | QA76.76.V47 |
| callnumber-sort | QA 276.76 V47 |
| callnumber-subject | QA - Mathematics |
| classification_rvk | SS 4800 |
| classification_tum | DAT 325f |
| ctrlnum | (OCoLC)44736093 (DE-599)BVBBV013219033 |
| dewey-full | 004.24 |
| dewey-hundreds | 000 - Computer science, information, general works |
| dewey-ones | 004 - Computer science |
| dewey-raw | 004.24 |
| dewey-search | 004.24 |
| dewey-sort | 14.24 |
| dewey-tens | 000 - Computer science, information, general works |
| discipline | Informatik |
| format | Conference Proceeding Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>00000nam a22000008cb4500</leader><controlfield tag="001">BV013219033</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20000725</controlfield><controlfield tag="007">t|</controlfield><controlfield tag="008">000620s2000 gw |||| 10||| eng d</controlfield><datafield tag="016" ind1="7" ind2=" "><subfield code="a">959215522</subfield><subfield code="2">DE-101</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">3540677704</subfield><subfield code="9">3-540-67770-4</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)44736093</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV013219033</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="044" ind1=" " ind2=" "><subfield code="a">gw</subfield><subfield code="c">DE</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91G</subfield><subfield code="a">DE-384</subfield><subfield code="a">DE-739</subfield><subfield code="a">DE-29T</subfield><subfield code="a">DE-824</subfield><subfield code="a">DE-19</subfield><subfield code="a">DE-634</subfield><subfield code="a">DE-83</subfield><subfield code="a">DE-706</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">QA76.76.V47</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">004.24</subfield><subfield code="2">21</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">DAT 325f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Computer aided verification</subfield><subfield code="b">12th international conference, CAV 2000, Chicago, IL, USA, July 15 - 19, 2000 ; proceedings</subfield><subfield code="c">E. Allen Emerson ; A. Prasad Sistla (ed.)</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Berlin ; Heidelberg ; New York ; Barcelona ; Hong Kong ; London</subfield><subfield code="b">Springer</subfield><subfield code="c">2000</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">X, 582 S.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Lecture notes in computer science</subfield><subfield code="v">1855</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Circuits intégrés - Essais - Congrès</subfield><subfield code="2">ram</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits intégrés - Vérification - Congrès</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Logiciels - Essais - Congrès</subfield><subfield code="2">ram</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logiciels - Vérification - Congrès</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Software</subfield><subfield code="2">gtt</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Verificatie</subfield><subfield code="2">gtt</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">déduction automatique</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">démonstration théorème</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">méthode formelle</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">méthode vérification</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">validation modèle</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">vérification automatique</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer software</subfield><subfield code="x">Verification</subfield><subfield code="v">Congresses</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Verification</subfield><subfield code="v">Congresses</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Verifikation</subfield><subfield code="0">(DE-588)4135577-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="0">(DE-588)1071861417</subfield><subfield code="a">Konferenzschrift</subfield><subfield code="y">2000</subfield><subfield code="z">Chicago Ill.</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Verifikation</subfield><subfield code="0">(DE-588)4135577-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Emerson, E. Allen</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="711" ind1="2" ind2=" "><subfield code="a">CAV</subfield><subfield code="n">12</subfield><subfield code="d">2000</subfield><subfield code="c">Chicago, Ill.</subfield><subfield code="j">Sonstige</subfield><subfield code="0">(DE-588)2184141-X</subfield><subfield code="4">oth</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Lecture notes in computer science</subfield><subfield code="v">1855</subfield><subfield code="w">(DE-604)BV000000607</subfield><subfield code="9">1855</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="m">DNB Datenaustausch</subfield><subfield code="q">application/pdf</subfield><subfield code="u">http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=009007540&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA</subfield><subfield code="3">Inhaltsverzeichnis</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-009007540</subfield></datafield></record></collection> |
| genre | (DE-588)1071861417 Konferenzschrift 2000 Chicago Ill. gnd-content |
| genre_facet | Konferenzschrift 2000 Chicago Ill. |
| id | DE-604.BV013219033 |
| illustrated | Not Illustrated |
| indexdate | 2025-01-10T15:06:57Z |
| institution | BVB |
| institution_GND | (DE-588)2184141-X |
| isbn | 3540677704 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-009007540 |
| oclc_num | 44736093 |
| open_access_boolean | |
| owner | DE-91G DE-BY-TUM DE-384 DE-739 DE-29T DE-824 DE-19 DE-BY-UBM DE-634 DE-83 DE-706 |
| owner_facet | DE-91G DE-BY-TUM DE-384 DE-739 DE-29T DE-824 DE-19 DE-BY-UBM DE-634 DE-83 DE-706 |
| physical | X, 582 S. |
| publishDate | 2000 |
| publishDateSearch | 2000 |
| publishDateSort | 2000 |
| publisher | Springer |
| record_format | marc |
| series | Lecture notes in computer science |
| series2 | Lecture notes in computer science |
| spelling | Computer aided verification 12th international conference, CAV 2000, Chicago, IL, USA, July 15 - 19, 2000 ; proceedings E. Allen Emerson ; A. Prasad Sistla (ed.) Berlin ; Heidelberg ; New York ; Barcelona ; Hong Kong ; London Springer 2000 X, 582 S. txt rdacontent n rdamedia nc rdacarrier Lecture notes in computer science 1855 Circuits intégrés - Essais - Congrès ram Circuits intégrés - Vérification - Congrès Logiciels - Essais - Congrès ram Logiciels - Vérification - Congrès Software gtt Verificatie gtt déduction automatique inriac démonstration théorème inriac méthode formelle inriac méthode vérification inriac validation modèle inriac vérification automatique inriac Computer software Verification Congresses Integrated circuits Verification Congresses Verifikation (DE-588)4135577-5 gnd rswk-swf (DE-588)1071861417 Konferenzschrift 2000 Chicago Ill. gnd-content Verifikation (DE-588)4135577-5 s DE-604 Emerson, E. Allen Sonstige oth CAV 12 2000 Chicago, Ill. Sonstige (DE-588)2184141-X oth Lecture notes in computer science 1855 (DE-604)BV000000607 1855 DNB Datenaustausch application/pdf http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=009007540&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA Inhaltsverzeichnis |
| spellingShingle | Computer aided verification 12th international conference, CAV 2000, Chicago, IL, USA, July 15 - 19, 2000 ; proceedings Lecture notes in computer science Circuits intégrés - Essais - Congrès ram Circuits intégrés - Vérification - Congrès Logiciels - Essais - Congrès ram Logiciels - Vérification - Congrès Software gtt Verificatie gtt déduction automatique inriac démonstration théorème inriac méthode formelle inriac méthode vérification inriac validation modèle inriac vérification automatique inriac Computer software Verification Congresses Integrated circuits Verification Congresses Verifikation (DE-588)4135577-5 gnd |
| subject_GND | (DE-588)4135577-5 (DE-588)1071861417 |
| title | Computer aided verification 12th international conference, CAV 2000, Chicago, IL, USA, July 15 - 19, 2000 ; proceedings |
| title_auth | Computer aided verification 12th international conference, CAV 2000, Chicago, IL, USA, July 15 - 19, 2000 ; proceedings |
| title_exact_search | Computer aided verification 12th international conference, CAV 2000, Chicago, IL, USA, July 15 - 19, 2000 ; proceedings |
| title_full | Computer aided verification 12th international conference, CAV 2000, Chicago, IL, USA, July 15 - 19, 2000 ; proceedings E. Allen Emerson ; A. Prasad Sistla (ed.) |
| title_fullStr | Computer aided verification 12th international conference, CAV 2000, Chicago, IL, USA, July 15 - 19, 2000 ; proceedings E. Allen Emerson ; A. Prasad Sistla (ed.) |
| title_full_unstemmed | Computer aided verification 12th international conference, CAV 2000, Chicago, IL, USA, July 15 - 19, 2000 ; proceedings E. Allen Emerson ; A. Prasad Sistla (ed.) |
| title_short | Computer aided verification |
| title_sort | computer aided verification 12th international conference cav 2000 chicago il usa july 15 19 2000 proceedings |
| title_sub | 12th international conference, CAV 2000, Chicago, IL, USA, July 15 - 19, 2000 ; proceedings |
| topic | Circuits intégrés - Essais - Congrès ram Circuits intégrés - Vérification - Congrès Logiciels - Essais - Congrès ram Logiciels - Vérification - Congrès Software gtt Verificatie gtt déduction automatique inriac démonstration théorème inriac méthode formelle inriac méthode vérification inriac validation modèle inriac vérification automatique inriac Computer software Verification Congresses Integrated circuits Verification Congresses Verifikation (DE-588)4135577-5 gnd |
| topic_facet | Circuits intégrés - Essais - Congrès Circuits intégrés - Vérification - Congrès Logiciels - Essais - Congrès Logiciels - Vérification - Congrès Software Verificatie déduction automatique démonstration théorème méthode formelle méthode vérification validation modèle vérification automatique Computer software Verification Congresses Integrated circuits Verification Congresses Verifikation Konferenzschrift 2000 Chicago Ill. |
| url | http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=009007540&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |
| volume_link | (DE-604)BV000000607 |
| work_keys_str_mv | AT emersoneallen computeraidedverification12thinternationalconferencecav2000chicagoilusajuly15192000proceedings AT cavchicagoill computeraidedverification12thinternationalconferencecav2000chicagoilusajuly15192000proceedings |