FPGA '00: ACM SIGDA International Symposium on Field Programmable Gate Arrays ; [Monterey, California, February 9 - 11, 2000]
Gespeichert in:
| Körperschaft: | |
|---|---|
| Format: | Tagungsbericht Buch |
| Sprache: | English |
| Veröffentlicht: |
New York, NY
Assoc. for Computing Machinery
2000
|
| Schlagworte: | |
| Online-Zugang: | Inhaltsverzeichnis |
| Beschreibung: | VII, 223 S. Ill., graph. Darst. |
| ISBN: | 1581131933 |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV013180627 | ||
| 003 | DE-604 | ||
| 005 | 20001023 | ||
| 007 | t | ||
| 008 | 000530s2000 ad|| |||| 10||| eng d | ||
| 020 | |a 1581131933 |9 1-58113-193-3 | ||
| 035 | |a (OCoLC)634602080 | ||
| 035 | |a (DE-599)BVBBV013180627 | ||
| 040 | |a DE-604 |b ger |e rakwb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-20 |a DE-91G |a DE-739 | ||
| 084 | |a SS 2000 |0 (DE-625)143437: |2 rvk | ||
| 084 | |a DAT 195f |2 stub | ||
| 111 | 2 | |a FPGA |n 8 |d 2000 |c Monterey, Calif. |j Verfasser |0 (DE-588)10007300-1 |4 aut | |
| 245 | 1 | 0 | |a FPGA '00 |b ACM SIGDA International Symposium on Field Programmable Gate Arrays ; [Monterey, California, February 9 - 11, 2000] |
| 246 | 1 | 3 | |a FPGA 2000 |
| 264 | 1 | |a New York, NY |b Assoc. for Computing Machinery |c 2000 | |
| 300 | |a VII, 223 S. |b Ill., graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 655 | 7 | |0 (DE-588)1071861417 |a Konferenzschrift |y 2000 |z Monterey Calif. |2 gnd-content | |
| 655 | 7 | |a Programmierbare Logikschaltung |2 gnd |9 rswk-swf | |
| 689 | 0 | 0 | |a Programmierbare Logikschaltung |A f |
| 689 | 0 | |5 DE-604 | |
| 710 | 2 | |a Association for Computing Machinery |b Special Interest Group on Design Automation |e Sonstige |0 (DE-588)10620-3 |4 oth | |
| 856 | 4 | 2 | |m Digitalisierung TU Muenchen |q application/pdf |u http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=008980254&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |3 Inhaltsverzeichnis |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-008980254 | ||
Datensatz im Suchindex
| _version_ | 1804127880990425088 |
|---|---|
| adam_text | Table
of Contents
Session
1.
FPGA Architectures
Chair: Sinan Kaptanoglu, Adaptive Silicon
1.1
The Effect of
LUT
and Cluster Size on Deep-Submicron FPGA
Performance and Density.
Elias
Ahmed, Jonathon Rose, University of
Toronto
...................................................................................... 3
1.2
Programmable Memory Blocks Supporting Content-Addressable
Memory. Frank
Heile,
Andrew Leaver, Kerry Veenstra,
Altera
................... 13
1.3
A Novel High Throughput
Reconfigurable FPGA
Architecture.
Amit
Singh,
Luca Macchiando,
Arindam Mukherjee,
Małgorzata Marek-Sadowska,
University of California, Santa Barbara
................................................ 22
Session!. Cryptography
Chair: Tom Kean, Algotronix
2.1
Extended Presentation: An FPGA Implementation and Performance
Evaluation of the Serpent Block Cipher. AJ Elbirt,
С
Paar,
Worcester
Polytechnic Institute
...................................................................... 33
2.2
Factoring Large Numbers with Programmable Hardware. Hea Joung Kim
and William H. Mangione-Smith, University of California, Los Angeles
......... 41
Session
3.
Technology Mapping
Chair: Mike Bershteyn, Quickturn
3.1
Technology Mapping for k/m-macrocell Based FPGAs. Jason Cong,
Hui
Huang, Xin Yuan, University of California, Los Angeles
........................... 51
3.2
Technology Mapping Issues for an FPGA with Lookup Tables and PLA-
like Blocks. Alireza Kaviani, Xilinx; Stephen Brown, University of Toronto.
.. 60
3.3
Heterogeneous Technology Mapping for FPGAs with Dual-Port
Embedded Memory Arrays. Steven J.E. Wilton, University of British
Columbia
.................................................................................... 67
3.4
Synthesis for FPGAs with Embedded Memory Blocks. Jason Cong,
Kenneth Yan, University of California, Los Angeles
................................. 75
Session 4.
Reconfigurable
Computing Systems
Chair:
David Lewis,
University of
Toronto
4.1
A Reconfigurable
Multi-function Computing Cache Architecture. Hue-
Sung Kim,
Aran
К.
Somani, Akhilesh Tyagi, Iowa State University
.............. 85
4.2
А С
Compiler for a Processor with
a Reconfigurable
Functional Unit.
Alex Ye, Nagaraj Shenoy, Prith
viraj
Banerjee, Northwestern University
......... 95
Panel: The John Henry Syndrome:
Humans vs. Machines as FPGA Designers
Moderator: Herman Schmit, Carnegie Mellon University
.................................... 101
Session
5.
Reconfigurable
Computing Applications
Chair: Mike Butts, Synopsys
5.1
A Representation for Dynamic Graphs in
Reconfigurable
Hardware and
Its Application to Fundamental Graph Algorithms.
Lorenz Huelsbergen,
Bell Labs, Lucent Technologies
.......................................................... 105
5.2
The Application of Genetic Algorithms to the Design of
Reconfigurable
Reasoning VLSI Chips. Moritoshi Yasunaga, University of Tsukuba; Jung
Hwan Kim, University of Louisiana; Ekuo Yoshihara,
Miyazaki
University
...... 116
5.3
A Benchmark Suite for Evaluating Configurable Computing Systems
—
Status, Reflections, and Future Directions. S. Kumar, L.
Pires, S.
Ponnuswamy,
С.
Nanavati,
J.
Golusky,
M.
Vojta,
S. Wadi,
D.
Pandalai,
Honeywell
Technology Center; H.
Spaanenburg,
Mercury
Computer Systems,
Inc
............................................................................................ 126
Session
6.
Networks and Communications
Chair:
Ray
Andraka, Andraka Consulting
6.1
Field Programmable Port Extender (FPX) for Distributed Routing and
Queuing. John W.
Lockwood,
Jon S. Turner, David E. Taylor, Washington
University
................................................................................... 137
6.2
Implementing a RAKE Receiver for Wireless Communications on an
FPGA-based Computer System.
Ali M Shankiti,
Motorola; Miriam Leeser,
Northeastern University
.................................................................. 145
VI
Session 7.
Issues
in
Programmable
Routing
Chair:
Russ Tessier,
University
of Massachusetts
-
Amherst
7.1
Generating Highly-Routable Sparse Crossbars for PLDs. Guy
G.F.
Lemieux, Paul Leventis, David Lewis,
University of
Toronto...................... 155
7.2 New Parallelization
and Convergence Results for
NC: A
Negotiation-
Based FPGA Router.
Рак К.
Chan,
Martine D.F. Schlag,
University of
California, Santa Cruz
..................................................................... 165
7.3
Automatic Generation of FPGA Routing Architectures from High-Level
Descriptions. Vaughn Betz, Jonathon Rose, University of Toronto
............... 175
Session
8.
Fault Tolerance, Power Estimation, and Placement
Chair:
Martine Schlag,
University of California
-
Santa Cruz
8.1
Tolerating Operational Faults in Cluster-based FPGAs. Vijay Lakamraju,
Russell Tessier, University of Massachusetts, Amherst
.............................. 187
8.2
Power Estimation Approach for SRAM-based FPGAs.
Karlheinz Weiß,
Carsten Oetker, Igor Katchan, Thorsten Steckstor,
University of
Karlsruhe;
Wolfgang Rosenstiel,
University of
Tübingen......................................... 195
8.3
Timing-Driven Placement for FPGAs. Alexander (Sandy) Marquardt,
Vaughn Betz, Jonathan Rose, Right Track CAD
...................................... 203
Poster Paper Abstracts
.......................................................................... 215
Author Index
...................................................................................... 223
|
| any_adam_object | 1 |
| author_corporate | FPGA Monterey, Calif |
| author_corporate_role | aut |
| author_facet | FPGA Monterey, Calif |
| author_sort | FPGA Monterey, Calif |
| building | Verbundindex |
| bvnumber | BV013180627 |
| classification_rvk | SS 2000 |
| classification_tum | DAT 195f |
| ctrlnum | (OCoLC)634602080 (DE-599)BVBBV013180627 |
| discipline | Informatik |
| format | Conference Proceeding Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01568nam a2200361 c 4500</leader><controlfield tag="001">BV013180627</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20001023 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">000530s2000 ad|| |||| 10||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">1581131933</subfield><subfield code="9">1-58113-193-3</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)634602080</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV013180627</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-20</subfield><subfield code="a">DE-91G</subfield><subfield code="a">DE-739</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">SS 2000</subfield><subfield code="0">(DE-625)143437:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">DAT 195f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="111" ind1="2" ind2=" "><subfield code="a">FPGA</subfield><subfield code="n">8</subfield><subfield code="d">2000</subfield><subfield code="c">Monterey, Calif.</subfield><subfield code="j">Verfasser</subfield><subfield code="0">(DE-588)10007300-1</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">FPGA '00</subfield><subfield code="b">ACM SIGDA International Symposium on Field Programmable Gate Arrays ; [Monterey, California, February 9 - 11, 2000]</subfield></datafield><datafield tag="246" ind1="1" ind2="3"><subfield code="a">FPGA 2000</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">New York, NY</subfield><subfield code="b">Assoc. for Computing Machinery</subfield><subfield code="c">2000</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">VII, 223 S.</subfield><subfield code="b">Ill., graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="0">(DE-588)1071861417</subfield><subfield code="a">Konferenzschrift</subfield><subfield code="y">2000</subfield><subfield code="z">Monterey Calif.</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="a">Programmierbare Logikschaltung</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Programmierbare Logikschaltung</subfield><subfield code="A">f</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="710" ind1="2" ind2=" "><subfield code="a">Association for Computing Machinery</subfield><subfield code="b">Special Interest Group on Design Automation</subfield><subfield code="e">Sonstige</subfield><subfield code="0">(DE-588)10620-3</subfield><subfield code="4">oth</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="m">Digitalisierung TU Muenchen</subfield><subfield code="q">application/pdf</subfield><subfield code="u">http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=008980254&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA</subfield><subfield code="3">Inhaltsverzeichnis</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-008980254</subfield></datafield></record></collection> |
| genre | (DE-588)1071861417 Konferenzschrift 2000 Monterey Calif. gnd-content Programmierbare Logikschaltung gnd |
| genre_facet | Konferenzschrift 2000 Monterey Calif. Programmierbare Logikschaltung |
| id | DE-604.BV013180627 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T18:40:23Z |
| institution | BVB |
| institution_GND | (DE-588)10007300-1 (DE-588)10620-3 |
| isbn | 1581131933 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-008980254 |
| oclc_num | 634602080 |
| open_access_boolean | |
| owner | DE-20 DE-91G DE-BY-TUM DE-739 |
| owner_facet | DE-20 DE-91G DE-BY-TUM DE-739 |
| physical | VII, 223 S. Ill., graph. Darst. |
| publishDate | 2000 |
| publishDateSearch | 2000 |
| publishDateSort | 2000 |
| publisher | Assoc. for Computing Machinery |
| record_format | marc |
| spelling | FPGA 8 2000 Monterey, Calif. Verfasser (DE-588)10007300-1 aut FPGA '00 ACM SIGDA International Symposium on Field Programmable Gate Arrays ; [Monterey, California, February 9 - 11, 2000] FPGA 2000 New York, NY Assoc. for Computing Machinery 2000 VII, 223 S. Ill., graph. Darst. txt rdacontent n rdamedia nc rdacarrier (DE-588)1071861417 Konferenzschrift 2000 Monterey Calif. gnd-content Programmierbare Logikschaltung gnd rswk-swf Programmierbare Logikschaltung f DE-604 Association for Computing Machinery Special Interest Group on Design Automation Sonstige (DE-588)10620-3 oth Digitalisierung TU Muenchen application/pdf http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=008980254&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA Inhaltsverzeichnis |
| spellingShingle | FPGA '00 ACM SIGDA International Symposium on Field Programmable Gate Arrays ; [Monterey, California, February 9 - 11, 2000] |
| subject_GND | (DE-588)1071861417 |
| title | FPGA '00 ACM SIGDA International Symposium on Field Programmable Gate Arrays ; [Monterey, California, February 9 - 11, 2000] |
| title_alt | FPGA 2000 |
| title_auth | FPGA '00 ACM SIGDA International Symposium on Field Programmable Gate Arrays ; [Monterey, California, February 9 - 11, 2000] |
| title_exact_search | FPGA '00 ACM SIGDA International Symposium on Field Programmable Gate Arrays ; [Monterey, California, February 9 - 11, 2000] |
| title_full | FPGA '00 ACM SIGDA International Symposium on Field Programmable Gate Arrays ; [Monterey, California, February 9 - 11, 2000] |
| title_fullStr | FPGA '00 ACM SIGDA International Symposium on Field Programmable Gate Arrays ; [Monterey, California, February 9 - 11, 2000] |
| title_full_unstemmed | FPGA '00 ACM SIGDA International Symposium on Field Programmable Gate Arrays ; [Monterey, California, February 9 - 11, 2000] |
| title_short | FPGA '00 |
| title_sort | fpga 00 acm sigda international symposium on field programmable gate arrays monterey california february 9 11 2000 |
| title_sub | ACM SIGDA International Symposium on Field Programmable Gate Arrays ; [Monterey, California, February 9 - 11, 2000] |
| topic_facet | Konferenzschrift 2000 Monterey Calif. Programmierbare Logikschaltung |
| url | http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=008980254&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |
| work_keys_str_mv | AT fpgamontereycalif fpga00acmsigdainternationalsymposiumonfieldprogrammablegatearraysmontereycaliforniafebruary9112000 AT associationforcomputingmachineryspecialinterestgroupondesignautomation fpga00acmsigdainternationalsymposiumonfieldprogrammablegatearraysmontereycaliforniafebruary9112000 AT fpgamontereycalif fpga2000 AT associationforcomputingmachineryspecialinterestgroupondesignautomation fpga2000 |