Advanced ASIC chip synthesis: using Synopsys Design Compiler and PrimeTime
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Boston u.a.
Kluwer Academic Publ.
1999
|
| Schlagworte: | |
| Beschreibung: | 284 S. |
| ISBN: | 0792385373 |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV012941585 | ||
| 003 | DE-604 | ||
| 005 | 20060619 | ||
| 007 | t | ||
| 008 | 000114s1999 |||| 00||| eng d | ||
| 020 | |a 0792385373 |9 0-7923-8537-3 | ||
| 035 | |a (OCoLC)41017487 | ||
| 035 | |a (DE-599)BVBBV012941585 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-91 |a DE-739 |a DE-384 | ||
| 050 | 0 | |a TK7874.6 | |
| 082 | 0 | |a 621.39/5 |2 21 | |
| 084 | |a ST 190 |0 (DE-625)143607: |2 rvk | ||
| 084 | |a ZN 4940 |0 (DE-625)157423: |2 rvk | ||
| 084 | |a ELT 360f |2 stub | ||
| 100 | 1 | |a Bhatnagar, Himanshu |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Advanced ASIC chip synthesis |b using Synopsys Design Compiler and PrimeTime |c Himanshu Bhathagar [i.e. Himanshu Bhatnagar] |
| 264 | 1 | |a Boston u.a. |b Kluwer Academic Publ. |c 1999 | |
| 300 | |a 284 S. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 650 | 4 | |a Datenverarbeitung | |
| 650 | 4 | |a Application specific integrated circuits |x Computer-aided design | |
| 650 | 4 | |a Compilers (Computer programs) | |
| 650 | 4 | |a Logic design |x Data processing | |
| 650 | 0 | 7 | |a Logischer Entwurf |0 (DE-588)4168051-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Kundenspezifische Schaltung |0 (DE-588)4122250-7 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Chip |0 (DE-588)4197163-2 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Chip |0 (DE-588)4197163-2 |D s |
| 689 | 0 | 1 | |a Logischer Entwurf |0 (DE-588)4168051-0 |D s |
| 689 | 0 | 2 | |a Kundenspezifische Schaltung |0 (DE-588)4122250-7 |D s |
| 689 | 0 | |5 DE-604 | |
| 689 | 1 | 0 | |a Kundenspezifische Schaltung |0 (DE-588)4122250-7 |D s |
| 689 | 1 | |5 DE-604 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-008811218 | ||
Datensatz im Suchindex
| _version_ | 1804127631679946752 |
|---|---|
| any_adam_object | |
| author | Bhatnagar, Himanshu |
| author_facet | Bhatnagar, Himanshu |
| author_role | aut |
| author_sort | Bhatnagar, Himanshu |
| author_variant | h b hb |
| building | Verbundindex |
| bvnumber | BV012941585 |
| callnumber-first | T - Technology |
| callnumber-label | TK7874 |
| callnumber-raw | TK7874.6 |
| callnumber-search | TK7874.6 |
| callnumber-sort | TK 47874.6 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| classification_rvk | ST 190 ZN 4940 |
| classification_tum | ELT 360f |
| ctrlnum | (OCoLC)41017487 (DE-599)BVBBV012941585 |
| dewey-full | 621.39/5 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39/5 |
| dewey-search | 621.39/5 |
| dewey-sort | 3621.39 15 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Informatik Elektrotechnik Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01645nam a2200469 c 4500</leader><controlfield tag="001">BV012941585</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20060619 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">000114s1999 |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0792385373</subfield><subfield code="9">0-7923-8537-3</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)41017487</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV012941585</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91</subfield><subfield code="a">DE-739</subfield><subfield code="a">DE-384</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7874.6</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/5</subfield><subfield code="2">21</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 190</subfield><subfield code="0">(DE-625)143607:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4940</subfield><subfield code="0">(DE-625)157423:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 360f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Bhatnagar, Himanshu</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Advanced ASIC chip synthesis</subfield><subfield code="b">using Synopsys Design Compiler and PrimeTime</subfield><subfield code="c">Himanshu Bhathagar [i.e. Himanshu Bhatnagar]</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston u.a.</subfield><subfield code="b">Kluwer Academic Publ.</subfield><subfield code="c">1999</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">284 S.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Datenverarbeitung</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Application specific integrated circuits</subfield><subfield code="x">Computer-aided design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Compilers (Computer programs)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic design</subfield><subfield code="x">Data processing</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Logischer Entwurf</subfield><subfield code="0">(DE-588)4168051-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Kundenspezifische Schaltung</subfield><subfield code="0">(DE-588)4122250-7</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Chip</subfield><subfield code="0">(DE-588)4197163-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Chip</subfield><subfield code="0">(DE-588)4197163-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Logischer Entwurf</subfield><subfield code="0">(DE-588)4168051-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Kundenspezifische Schaltung</subfield><subfield code="0">(DE-588)4122250-7</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Kundenspezifische Schaltung</subfield><subfield code="0">(DE-588)4122250-7</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-008811218</subfield></datafield></record></collection> |
| id | DE-604.BV012941585 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-09T18:36:25Z |
| institution | BVB |
| isbn | 0792385373 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-008811218 |
| oclc_num | 41017487 |
| open_access_boolean | |
| owner | DE-91 DE-BY-TUM DE-739 DE-384 |
| owner_facet | DE-91 DE-BY-TUM DE-739 DE-384 |
| physical | 284 S. |
| publishDate | 1999 |
| publishDateSearch | 1999 |
| publishDateSort | 1999 |
| publisher | Kluwer Academic Publ. |
| record_format | marc |
| spelling | Bhatnagar, Himanshu Verfasser aut Advanced ASIC chip synthesis using Synopsys Design Compiler and PrimeTime Himanshu Bhathagar [i.e. Himanshu Bhatnagar] Boston u.a. Kluwer Academic Publ. 1999 284 S. txt rdacontent n rdamedia nc rdacarrier Datenverarbeitung Application specific integrated circuits Computer-aided design Compilers (Computer programs) Logic design Data processing Logischer Entwurf (DE-588)4168051-0 gnd rswk-swf Kundenspezifische Schaltung (DE-588)4122250-7 gnd rswk-swf Chip (DE-588)4197163-2 gnd rswk-swf Chip (DE-588)4197163-2 s Logischer Entwurf (DE-588)4168051-0 s Kundenspezifische Schaltung (DE-588)4122250-7 s DE-604 |
| spellingShingle | Bhatnagar, Himanshu Advanced ASIC chip synthesis using Synopsys Design Compiler and PrimeTime Datenverarbeitung Application specific integrated circuits Computer-aided design Compilers (Computer programs) Logic design Data processing Logischer Entwurf (DE-588)4168051-0 gnd Kundenspezifische Schaltung (DE-588)4122250-7 gnd Chip (DE-588)4197163-2 gnd |
| subject_GND | (DE-588)4168051-0 (DE-588)4122250-7 (DE-588)4197163-2 |
| title | Advanced ASIC chip synthesis using Synopsys Design Compiler and PrimeTime |
| title_auth | Advanced ASIC chip synthesis using Synopsys Design Compiler and PrimeTime |
| title_exact_search | Advanced ASIC chip synthesis using Synopsys Design Compiler and PrimeTime |
| title_full | Advanced ASIC chip synthesis using Synopsys Design Compiler and PrimeTime Himanshu Bhathagar [i.e. Himanshu Bhatnagar] |
| title_fullStr | Advanced ASIC chip synthesis using Synopsys Design Compiler and PrimeTime Himanshu Bhathagar [i.e. Himanshu Bhatnagar] |
| title_full_unstemmed | Advanced ASIC chip synthesis using Synopsys Design Compiler and PrimeTime Himanshu Bhathagar [i.e. Himanshu Bhatnagar] |
| title_short | Advanced ASIC chip synthesis |
| title_sort | advanced asic chip synthesis using synopsys design compiler and primetime |
| title_sub | using Synopsys Design Compiler and PrimeTime |
| topic | Datenverarbeitung Application specific integrated circuits Computer-aided design Compilers (Computer programs) Logic design Data processing Logischer Entwurf (DE-588)4168051-0 gnd Kundenspezifische Schaltung (DE-588)4122250-7 gnd Chip (DE-588)4197163-2 gnd |
| topic_facet | Datenverarbeitung Application specific integrated circuits Computer-aided design Compilers (Computer programs) Logic design Data processing Logischer Entwurf Kundenspezifische Schaltung Chip |
| work_keys_str_mv | AT bhatnagarhimanshu advancedasicchipsynthesisusingsynopsysdesigncompilerandprimetime |