Correct hardware design and verification methods: 10th IFIP WG 10.5 advanced research working conference, CHARME '99, Bad Herrenalb, Germany, September 27 - 29, 1999 ; proceedings
Gespeichert in:
| Format: | Tagungsbericht Buch |
|---|---|
| Sprache: | English |
| Veröffentlicht: |
Berlin u.a.
Springer
1999
|
| Schriftenreihe: | Lecture notes in computer science
1703 |
| Schlagworte: | |
| Beschreibung: | XI, 366 S. Ill., graph. Darst. |
| ISBN: | 3540665595 |
Internformat
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV012806362 | ||
| 003 | DE-604 | ||
| 005 | 20021107 | ||
| 007 | t | ||
| 008 | 991005s1999 gw ad|| |||| 10||| eng d | ||
| 016 | 7 | |a 957330391 |2 DE-101 | |
| 020 | |a 3540665595 |9 3-540-66559-5 | ||
| 035 | |a (OCoLC)42680362 | ||
| 035 | |a (DE-599)BVBBV012806362 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 044 | |a gw |c DE | ||
| 049 | |a DE-739 |a DE-91G |a DE-384 |a DE-29T |a DE-703 |a DE-83 |a DE-706 | ||
| 050 | 0 | |a TK7874.75 | |
| 082 | 0 | |a 621.3815 |2 21 | |
| 084 | |a SS 4800 |0 (DE-625)143528: |2 rvk | ||
| 245 | 1 | 0 | |a Correct hardware design and verification methods |b 10th IFIP WG 10.5 advanced research working conference, CHARME '99, Bad Herrenalb, Germany, September 27 - 29, 1999 ; proceedings |c Laurence Pierre ... (eds.) |
| 264 | 1 | |a Berlin u.a. |b Springer |c 1999 | |
| 300 | |a XI, 366 S. |b Ill., graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Lecture notes in computer science |v 1703 | |
| 650 | 7 | |a Circuits intégrés - Essais - Congrès |2 ram | |
| 650 | 4 | |a Circuits intégrés - Vérification - Congrès | |
| 650 | 4 | |a Circuits intégrés à très grande échelle - Conception assistée par ordinateur - Congrès | |
| 650 | 7 | |a Circuits intégrés à très grande échelle - Conception assistée par ordinateur - Congrès |2 ram | |
| 650 | 7 | |a Computadores (hardware) |2 larpcal | |
| 650 | 7 | |a Conception assistée par ordinateur - Congrès |2 ram | |
| 650 | 7 | |a Hardware |2 gtt | |
| 650 | 7 | |a Vormgeving |2 gtt | |
| 650 | 7 | |a conception circuit |2 inriac | |
| 650 | 7 | |a conception matériel |2 inriac | |
| 650 | 7 | |a langage spécification |2 inriac | |
| 650 | 7 | |a méthode formelle |2 inriac | |
| 650 | 7 | |a vérification formelle |2 inriac | |
| 650 | 7 | |a vérification matériel |2 inriac | |
| 650 | 4 | |a Integrated circuits |x Verification |v Congresses | |
| 650 | 4 | |a Integrated circuits |x Very large scale integration |x Computer-aided design |v Congresses | |
| 650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Verifikation |0 (DE-588)4135577-5 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Entwurfsautomation |0 (DE-588)4312536-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Model Checking |0 (DE-588)4434799-6 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Hardwareverifikation |0 (DE-588)4214982-4 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Formale Methode |0 (DE-588)4333722-3 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Hardwareentwurf |0 (DE-588)4159103-3 |2 gnd |9 rswk-swf |
| 655 | 7 | |0 (DE-588)1071861417 |a Konferenzschrift |y 1999 |z Herrenalb |2 gnd-content | |
| 689 | 0 | 0 | |a Hardwareentwurf |0 (DE-588)4159103-3 |D s |
| 689 | 0 | 1 | |a Formale Methode |0 (DE-588)4333722-3 |D s |
| 689 | 0 | |5 DE-604 | |
| 689 | 1 | 0 | |a Hardwareverifikation |0 (DE-588)4214982-4 |D s |
| 689 | 1 | 1 | |a Formale Methode |0 (DE-588)4333722-3 |D s |
| 689 | 1 | |5 DE-604 | |
| 689 | 2 | 0 | |a Model Checking |0 (DE-588)4434799-6 |D s |
| 689 | 2 | |5 DE-604 | |
| 689 | 3 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 3 | 1 | |a Entwurfsautomation |0 (DE-588)4312536-0 |D s |
| 689 | 3 | 2 | |a Formale Methode |0 (DE-588)4333722-3 |D s |
| 689 | 3 | |5 DE-604 | |
| 689 | 4 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 4 | 1 | |a Hardwareentwurf |0 (DE-588)4159103-3 |D s |
| 689 | 4 | 2 | |a Verifikation |0 (DE-588)4135577-5 |D s |
| 689 | 4 | |5 DE-604 | |
| 700 | 1 | |a Pierre, Laurence |e Sonstige |4 oth | |
| 710 | 2 | |a International Federation for Information Processing |b Working Group Very Large Scale Integration |e Sonstige |0 (DE-588)307182-0 |4 oth | |
| 711 | 2 | |a CHARME |n 10 |d 1999 |c Bad Herrenalb |j Sonstige |0 (DE-588)2179057-7 |4 oth | |
| 830 | 0 | |a Lecture notes in computer science |v 1703 |w (DE-604)BV000000607 |9 1703 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-008710307 | ||
Datensatz im Suchindex
| _version_ | 1804127478898229248 |
|---|---|
| any_adam_object | |
| building | Verbundindex |
| bvnumber | BV012806362 |
| callnumber-first | T - Technology |
| callnumber-label | TK7874 |
| callnumber-raw | TK7874.75 |
| callnumber-search | TK7874.75 |
| callnumber-sort | TK 47874.75 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| classification_rvk | SS 4800 |
| ctrlnum | (OCoLC)42680362 (DE-599)BVBBV012806362 |
| dewey-full | 621.3815 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.3815 |
| dewey-search | 621.3815 |
| dewey-sort | 3621.3815 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Informatik Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Conference Proceeding Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>03628nam a2200841 cb4500</leader><controlfield tag="001">BV012806362</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20021107 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">991005s1999 gw ad|| |||| 10||| eng d</controlfield><datafield tag="016" ind1="7" ind2=" "><subfield code="a">957330391</subfield><subfield code="2">DE-101</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">3540665595</subfield><subfield code="9">3-540-66559-5</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)42680362</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV012806362</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="044" ind1=" " ind2=" "><subfield code="a">gw</subfield><subfield code="c">DE</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-739</subfield><subfield code="a">DE-91G</subfield><subfield code="a">DE-384</subfield><subfield code="a">DE-29T</subfield><subfield code="a">DE-703</subfield><subfield code="a">DE-83</subfield><subfield code="a">DE-706</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7874.75</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3815</subfield><subfield code="2">21</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">SS 4800</subfield><subfield code="0">(DE-625)143528:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Correct hardware design and verification methods</subfield><subfield code="b">10th IFIP WG 10.5 advanced research working conference, CHARME '99, Bad Herrenalb, Germany, September 27 - 29, 1999 ; proceedings</subfield><subfield code="c">Laurence Pierre ... (eds.)</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Berlin u.a.</subfield><subfield code="b">Springer</subfield><subfield code="c">1999</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XI, 366 S.</subfield><subfield code="b">Ill., graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Lecture notes in computer science</subfield><subfield code="v">1703</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Circuits intégrés - Essais - Congrès</subfield><subfield code="2">ram</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits intégrés - Vérification - Congrès</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits intégrés à très grande échelle - Conception assistée par ordinateur - Congrès</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Circuits intégrés à très grande échelle - Conception assistée par ordinateur - Congrès</subfield><subfield code="2">ram</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Computadores (hardware)</subfield><subfield code="2">larpcal</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Conception assistée par ordinateur - Congrès</subfield><subfield code="2">ram</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Hardware</subfield><subfield code="2">gtt</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Vormgeving</subfield><subfield code="2">gtt</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">conception circuit</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">conception matériel</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">langage spécification</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">méthode formelle</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">vérification formelle</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">vérification matériel</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Verification</subfield><subfield code="v">Congresses</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Computer-aided design</subfield><subfield code="v">Congresses</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Verifikation</subfield><subfield code="0">(DE-588)4135577-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurfsautomation</subfield><subfield code="0">(DE-588)4312536-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Model Checking</subfield><subfield code="0">(DE-588)4434799-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Hardwareverifikation</subfield><subfield code="0">(DE-588)4214982-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Formale Methode</subfield><subfield code="0">(DE-588)4333722-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Hardwareentwurf</subfield><subfield code="0">(DE-588)4159103-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="0">(DE-588)1071861417</subfield><subfield code="a">Konferenzschrift</subfield><subfield code="y">1999</subfield><subfield code="z">Herrenalb</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Hardwareentwurf</subfield><subfield code="0">(DE-588)4159103-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Formale Methode</subfield><subfield code="0">(DE-588)4333722-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Hardwareverifikation</subfield><subfield code="0">(DE-588)4214982-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">Formale Methode</subfield><subfield code="0">(DE-588)4333722-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="2" ind2="0"><subfield code="a">Model Checking</subfield><subfield code="0">(DE-588)4434799-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="2" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="3" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="3" ind2="1"><subfield code="a">Entwurfsautomation</subfield><subfield code="0">(DE-588)4312536-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="3" ind2="2"><subfield code="a">Formale Methode</subfield><subfield code="0">(DE-588)4333722-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="3" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="4" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="4" ind2="1"><subfield code="a">Hardwareentwurf</subfield><subfield code="0">(DE-588)4159103-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="4" ind2="2"><subfield code="a">Verifikation</subfield><subfield code="0">(DE-588)4135577-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="4" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Pierre, Laurence</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="710" ind1="2" ind2=" "><subfield code="a">International Federation for Information Processing</subfield><subfield code="b">Working Group Very Large Scale Integration</subfield><subfield code="e">Sonstige</subfield><subfield code="0">(DE-588)307182-0</subfield><subfield code="4">oth</subfield></datafield><datafield tag="711" ind1="2" ind2=" "><subfield code="a">CHARME</subfield><subfield code="n">10</subfield><subfield code="d">1999</subfield><subfield code="c">Bad Herrenalb</subfield><subfield code="j">Sonstige</subfield><subfield code="0">(DE-588)2179057-7</subfield><subfield code="4">oth</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Lecture notes in computer science</subfield><subfield code="v">1703</subfield><subfield code="w">(DE-604)BV000000607</subfield><subfield code="9">1703</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-008710307</subfield></datafield></record></collection> |
| genre | (DE-588)1071861417 Konferenzschrift 1999 Herrenalb gnd-content |
| genre_facet | Konferenzschrift 1999 Herrenalb |
| id | DE-604.BV012806362 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T18:34:00Z |
| institution | BVB |
| institution_GND | (DE-588)307182-0 (DE-588)2179057-7 |
| isbn | 3540665595 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-008710307 |
| oclc_num | 42680362 |
| open_access_boolean | |
| owner | DE-739 DE-91G DE-BY-TUM DE-384 DE-29T DE-703 DE-83 DE-706 |
| owner_facet | DE-739 DE-91G DE-BY-TUM DE-384 DE-29T DE-703 DE-83 DE-706 |
| physical | XI, 366 S. Ill., graph. Darst. |
| publishDate | 1999 |
| publishDateSearch | 1999 |
| publishDateSort | 1999 |
| publisher | Springer |
| record_format | marc |
| series | Lecture notes in computer science |
| series2 | Lecture notes in computer science |
| spelling | Correct hardware design and verification methods 10th IFIP WG 10.5 advanced research working conference, CHARME '99, Bad Herrenalb, Germany, September 27 - 29, 1999 ; proceedings Laurence Pierre ... (eds.) Berlin u.a. Springer 1999 XI, 366 S. Ill., graph. Darst. txt rdacontent n rdamedia nc rdacarrier Lecture notes in computer science 1703 Circuits intégrés - Essais - Congrès ram Circuits intégrés - Vérification - Congrès Circuits intégrés à très grande échelle - Conception assistée par ordinateur - Congrès Circuits intégrés à très grande échelle - Conception assistée par ordinateur - Congrès ram Computadores (hardware) larpcal Conception assistée par ordinateur - Congrès ram Hardware gtt Vormgeving gtt conception circuit inriac conception matériel inriac langage spécification inriac méthode formelle inriac vérification formelle inriac vérification matériel inriac Integrated circuits Verification Congresses Integrated circuits Very large scale integration Computer-aided design Congresses VLSI (DE-588)4117388-0 gnd rswk-swf Verifikation (DE-588)4135577-5 gnd rswk-swf Entwurfsautomation (DE-588)4312536-0 gnd rswk-swf Model Checking (DE-588)4434799-6 gnd rswk-swf Hardwareverifikation (DE-588)4214982-4 gnd rswk-swf Formale Methode (DE-588)4333722-3 gnd rswk-swf Hardwareentwurf (DE-588)4159103-3 gnd rswk-swf (DE-588)1071861417 Konferenzschrift 1999 Herrenalb gnd-content Hardwareentwurf (DE-588)4159103-3 s Formale Methode (DE-588)4333722-3 s DE-604 Hardwareverifikation (DE-588)4214982-4 s Model Checking (DE-588)4434799-6 s VLSI (DE-588)4117388-0 s Entwurfsautomation (DE-588)4312536-0 s Verifikation (DE-588)4135577-5 s Pierre, Laurence Sonstige oth International Federation for Information Processing Working Group Very Large Scale Integration Sonstige (DE-588)307182-0 oth CHARME 10 1999 Bad Herrenalb Sonstige (DE-588)2179057-7 oth Lecture notes in computer science 1703 (DE-604)BV000000607 1703 |
| spellingShingle | Correct hardware design and verification methods 10th IFIP WG 10.5 advanced research working conference, CHARME '99, Bad Herrenalb, Germany, September 27 - 29, 1999 ; proceedings Lecture notes in computer science Circuits intégrés - Essais - Congrès ram Circuits intégrés - Vérification - Congrès Circuits intégrés à très grande échelle - Conception assistée par ordinateur - Congrès Circuits intégrés à très grande échelle - Conception assistée par ordinateur - Congrès ram Computadores (hardware) larpcal Conception assistée par ordinateur - Congrès ram Hardware gtt Vormgeving gtt conception circuit inriac conception matériel inriac langage spécification inriac méthode formelle inriac vérification formelle inriac vérification matériel inriac Integrated circuits Verification Congresses Integrated circuits Very large scale integration Computer-aided design Congresses VLSI (DE-588)4117388-0 gnd Verifikation (DE-588)4135577-5 gnd Entwurfsautomation (DE-588)4312536-0 gnd Model Checking (DE-588)4434799-6 gnd Hardwareverifikation (DE-588)4214982-4 gnd Formale Methode (DE-588)4333722-3 gnd Hardwareentwurf (DE-588)4159103-3 gnd |
| subject_GND | (DE-588)4117388-0 (DE-588)4135577-5 (DE-588)4312536-0 (DE-588)4434799-6 (DE-588)4214982-4 (DE-588)4333722-3 (DE-588)4159103-3 (DE-588)1071861417 |
| title | Correct hardware design and verification methods 10th IFIP WG 10.5 advanced research working conference, CHARME '99, Bad Herrenalb, Germany, September 27 - 29, 1999 ; proceedings |
| title_auth | Correct hardware design and verification methods 10th IFIP WG 10.5 advanced research working conference, CHARME '99, Bad Herrenalb, Germany, September 27 - 29, 1999 ; proceedings |
| title_exact_search | Correct hardware design and verification methods 10th IFIP WG 10.5 advanced research working conference, CHARME '99, Bad Herrenalb, Germany, September 27 - 29, 1999 ; proceedings |
| title_full | Correct hardware design and verification methods 10th IFIP WG 10.5 advanced research working conference, CHARME '99, Bad Herrenalb, Germany, September 27 - 29, 1999 ; proceedings Laurence Pierre ... (eds.) |
| title_fullStr | Correct hardware design and verification methods 10th IFIP WG 10.5 advanced research working conference, CHARME '99, Bad Herrenalb, Germany, September 27 - 29, 1999 ; proceedings Laurence Pierre ... (eds.) |
| title_full_unstemmed | Correct hardware design and verification methods 10th IFIP WG 10.5 advanced research working conference, CHARME '99, Bad Herrenalb, Germany, September 27 - 29, 1999 ; proceedings Laurence Pierre ... (eds.) |
| title_short | Correct hardware design and verification methods |
| title_sort | correct hardware design and verification methods 10th ifip wg 10 5 advanced research working conference charme 99 bad herrenalb germany september 27 29 1999 proceedings |
| title_sub | 10th IFIP WG 10.5 advanced research working conference, CHARME '99, Bad Herrenalb, Germany, September 27 - 29, 1999 ; proceedings |
| topic | Circuits intégrés - Essais - Congrès ram Circuits intégrés - Vérification - Congrès Circuits intégrés à très grande échelle - Conception assistée par ordinateur - Congrès Circuits intégrés à très grande échelle - Conception assistée par ordinateur - Congrès ram Computadores (hardware) larpcal Conception assistée par ordinateur - Congrès ram Hardware gtt Vormgeving gtt conception circuit inriac conception matériel inriac langage spécification inriac méthode formelle inriac vérification formelle inriac vérification matériel inriac Integrated circuits Verification Congresses Integrated circuits Very large scale integration Computer-aided design Congresses VLSI (DE-588)4117388-0 gnd Verifikation (DE-588)4135577-5 gnd Entwurfsautomation (DE-588)4312536-0 gnd Model Checking (DE-588)4434799-6 gnd Hardwareverifikation (DE-588)4214982-4 gnd Formale Methode (DE-588)4333722-3 gnd Hardwareentwurf (DE-588)4159103-3 gnd |
| topic_facet | Circuits intégrés - Essais - Congrès Circuits intégrés - Vérification - Congrès Circuits intégrés à très grande échelle - Conception assistée par ordinateur - Congrès Computadores (hardware) Conception assistée par ordinateur - Congrès Hardware Vormgeving conception circuit conception matériel langage spécification méthode formelle vérification formelle vérification matériel Integrated circuits Verification Congresses Integrated circuits Very large scale integration Computer-aided design Congresses VLSI Verifikation Entwurfsautomation Model Checking Hardwareverifikation Formale Methode Hardwareentwurf Konferenzschrift 1999 Herrenalb |
| volume_link | (DE-604)BV000000607 |
| work_keys_str_mv | AT pierrelaurence correcthardwaredesignandverificationmethods10thifipwg105advancedresearchworkingconferencecharme99badherrenalbgermanyseptember27291999proceedings AT internationalfederationforinformationprocessingworkinggroupverylargescaleintegration correcthardwaredesignandverificationmethods10thifipwg105advancedresearchworkingconferencecharme99badherrenalbgermanyseptember27291999proceedings AT charmebadherrenalb correcthardwaredesignandverificationmethods10thifipwg105advancedresearchworkingconferencecharme99badherrenalbgermanyseptember27291999proceedings |