Introduction to formal hardware verification:
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | German |
| Veröffentlicht: |
Berlin ; Heidelberg ; New York ; Barcelona ; Hong Kong ; London
Springer
1999
|
| Schlagworte: | |
| Online-Zugang: | Inhaltsverzeichnis |
| Beschreibung: | IX, 299 S. Ill., graph. Darst. |
| ISBN: | 3540654453 |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV012715928 | ||
| 003 | DE-604 | ||
| 005 | 20060105 | ||
| 007 | t | ||
| 008 | 990810s1999 gw ad|| |||| 00||| ger d | ||
| 016 | 7 | |a 95713620X |2 DE-101 | |
| 020 | |a 3540654453 |c Gb. : DM 79.00 |9 3-540-65445-3 | ||
| 035 | |a (OCoLC)42290202 | ||
| 035 | |a (DE-599)BVBBV012715928 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a ger | |
| 044 | |a gw |c DE | ||
| 049 | |a DE-739 |a DE-91G |a DE-29T |a DE-83 |a DE-20 | ||
| 050 | 0 | |a TK7874.75 | |
| 082 | 0 | |a 621.39/5 |2 21 | |
| 084 | |a ST 150 |0 (DE-625)143594: |2 rvk | ||
| 084 | |a ELT 416f |2 stub | ||
| 084 | |a DAT 190f |2 stub | ||
| 100 | 1 | |a Kropf, Thomas |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Introduction to formal hardware verification |c Thomas Kropf |
| 264 | 1 | |a Berlin ; Heidelberg ; New York ; Barcelona ; Hong Kong ; London |b Springer |c 1999 | |
| 300 | |a IX, 299 S. |b Ill., graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 650 | 4 | |a Circuits intégrés - Vérification | |
| 650 | 4 | |a Circuits intégrés à très grande échelle - Conception assistée par ordinateur | |
| 650 | 4 | |a Integrated circuits |x Verification | |
| 650 | 4 | |a Integrated circuits |x Very large scale integration |x Computer-aided design | |
| 650 | 0 | 7 | |a Hardwareverifikation |0 (DE-588)4214982-4 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Hardwareverifikation |0 (DE-588)4214982-4 |D s |
| 689 | 0 | |5 DE-604 | |
| 856 | 4 | 2 | |m GBV Datenaustausch |q application/pdf |u http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=008644388&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |3 Inhaltsverzeichnis |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-008644388 | ||
Datensatz im Suchindex
| _version_ | 1804127379973472256 |
|---|---|
| adam_text | THOMAS KROPF INTRODUCTION TO FORMAL HARDWARE VERIFICATION WITH 137
FIGURES AND 32 TABLES SPRINGER CONTENTS INTRODUCTION 1 1.1 SETTING THE
CONTEXT 1 1.1.1 FAULTS AND THE DESIGN CYCLE 2 1.1.2 AVOIDING DESIGN
ERRORS IN HARDWARE DESIGNS 3 1.2 CIRCUIT DESIGN 4 1.3 FIGHTING DESIGN
ERRORS 8 1.4 VERIFICATION VERSUS VALIDATION 10 1.5 HARDWARE VERIFICATION
10 1.5.1 VERIFICATION VERSUS SIMULATION 11 1.5.2 FORMAL SPECIFICATIONS
12 1.5.3 FORMAL IMPLEMENTATION DESCRIPTION 15 1.5.4 CORRECTNESS RELATION
AND PROOF 18 1.6 THE SUCCESS OF FORMAL HARDWARE VERIFICATION 21 1.6.1
PREREQUISITES FOR THE SUCCESS OF HARDWARE VERIFICATION 22 1.6.2
PROPERTIES OF SUCCESSFUL HARDWARE VERIFICATION APPROACHES. . 23 1.7
LIMITATIONS OF FORMAL HARDWARE VERIFICATION 25 1.8 THE PRAGMATIC
APPROACH - RECIPES FOR VERIFYING CIRCUITS 26 1.9 SUMMARY 26 1.10
STRUCTURE OF THE BOOK 28 1.11 LITERATURE 28 BOOLEAN FUNCTIONS 31 2.1
MOTIVATION 31 2.1.1 HARDWARE VERIFICATION TASKS 31 2.2 REPRESENTATIONS
FOR BOOLEAN FUNCTIONS 32 2.2.1 FUNCTION TABLES 33 2.2.2 PROPOSITIONAL
LOGIC 34 2.2.3 BINARY DECISION DIAGRAMS 37 VIII CONTENTS 2.3 MODELING
HARDWARE BEHAVIOR 48 2.3.1 FUNCTIONAL CIRCUIT REPRESENTATION 48 2.3.2
RELATIONAL CIRCUIT REPRESENTATION 49 2.3.3 CHARACTERISTIC FUNCTIONS 51
2.4 SPECIFICATION, PROOF GOALS AND PROOF 52 2.4.1 IMPLICIT HARDWARE
VERIFICATION 52 2.4.2 EXPLICIT HARDWARE VERIFICATION 53 2.4.3
MODEL-BASED PROOF APPROACHES 55 2.5 FURTHER DEVELOPMENTS AND TOOLS 55
2.5.1 EXTENSIONS AND VARIANTS OF BINARY DECISION DIAGRAMS 55 2.5.2
VARIABLE ORDERING HEURISTICS 71 2.6 TECHNICAL DETAILS 76 2.6.1 CLASSES
OF BOOLEAN FUNCTIONS 77 2.7 SUMMARY 80 APPROACHES BASED ON FINITE STATE
MACHINES 83 3.1 MOTIVATION 83 3.2 FORMAL BASICS 84 3.2.1 AUTOMATA FOR
FINITE SEQUENCES 85 3.2.2 AUTOMATA FOR INFINITE SEQUENCES 89 3.2.3 IMAGE
AND PRE-IMAGE OF A FUNCTION 90 3.3 MODELING HARDWARE BEHAVIOR 93 3.4
SPECIFICATION, PROOF GOAL AND PROOF 94 3.4.1 SYMBOLIC STATE MACHINE
TRAVERSAL 95 3.5 FURTHER DEVELOPMENTS 100 3.5.1 STRUCTURAL APPROACHES TO
CIRCUIT EQUIVALENCE 102 3.5.2 RELATIONAL FSM REPRESENTATION 103 3.5.3
FUNCTIONAL FSM REPRESENTATION 114 3.5.4 STATE SPACE TRAVERSAL VARIANTS
119 3.5.5 ROBDD VARIABLE ORDERING FOR FSM EQUIVALENCE CHECKING.. 132
3.5.6 VERIFICATION OF SEQUENTIAL CIRCUITS WITHOUT RESET LINES 133 3.5.7
VERIFICATION BASED TEST GENERATION FOR FABRICATION FAULTS.... 147 3.6
SUMMARY 148 PROPOSITIONAL TEMPORAL LOGICS 151 4.1 MOTIVATION 151 4.2
FORMAL BASICS 153 4.2.1 TEMPORAL STRUCTURES 153 4.2.2 THE PROPOSITIONAL
TEMPORAL LOGICS CTL*, CTL AND LTL 156 4.2.3 COMPARING CTL, LTL AND CTL*
164 4.2.4 PROOF ALGORITHMS 167 4.2.5 COMPARING PROOF COMPLEXITY 180
CONTENTS IX 4.3 MODELING HARDWARE BEHAVIOR 183 4.3.1 DESCRIBING
IMPLEMENTATIONS WITH TEMPORAL STRUCTURES 184 4.3.2 DESCRIBING
IMPLEMENTATIONS BY TEMPORAL LOGIC FORMULAS ... 188 4.4 SPECIFICATION,
PROOF GOAL AND PROOF 188 4.4.1 CREATING TEMPORAL LOGIC SPECIFICATIONS
189 4.5 FURTHER DEVELOPMENTS 192 4.5.1 INCREASING EFFICIENCY 192 4.5.2
SPECIFICATIONS 192 4.6 TECHNICAL DETAILS 194 4.6.1 PROOF ALGORITHM 194
4.7 SUMMARY 204 5 HIGHER-ORDER LOGICS 207 5.1 MOTIVATION 207 5.2 FORMAL
BASICS 209 5.2.1 FORMAL SYSTEMS 209 5.2.2 FIRST ORDER LOGIC 210 5.2.3
HIGHER-ORDER LOGIC 213 5.3 MODELING HARDWARE BEHAVIOR 225 5.3.1
REPRESENTING MODULES BY PREDICATES 225 5.3.2 MODELING STRUCTURES 227 5.4
SPECIFICATION AND PROOF 227 5.5 PERFORMING PROOFS 228 5.5.1 METHODOLOGY
FOR ESTABLISHING CIRCUIT CORRECTNESS 229 5.5.2 ABSTRACTION MECHANISMS
235 5.5.3 VERIFICATION OF GENERIC CIRCUITS 242 5.6 TECHNICAL DETAILS 245
5.6.1 SOME MORE THEORY 245 5.6.2 MODELING HARDWARE BEHAVIOR 247 5.6.3
FORMALIZING ABSTRACTION MECHANISMS 249 5.7 SUMMARY 253 APPENDIX A
MATHEMATICAL BASICS 255 APPENDIX B AXIOMS AND RULES FOR CTL* 267
APPENDIX C AXIOMS AND RULES FOR HIGHER ORDER LOGIC 271 REFERENCES 277
INDEX 291
|
| any_adam_object | 1 |
| author | Kropf, Thomas |
| author_facet | Kropf, Thomas |
| author_role | aut |
| author_sort | Kropf, Thomas |
| author_variant | t k tk |
| building | Verbundindex |
| bvnumber | BV012715928 |
| callnumber-first | T - Technology |
| callnumber-label | TK7874 |
| callnumber-raw | TK7874.75 |
| callnumber-search | TK7874.75 |
| callnumber-sort | TK 47874.75 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| classification_rvk | ST 150 |
| classification_tum | ELT 416f DAT 190f |
| ctrlnum | (OCoLC)42290202 (DE-599)BVBBV012715928 |
| dewey-full | 621.39/5 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39/5 |
| dewey-search | 621.39/5 |
| dewey-sort | 3621.39 15 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Informatik Elektrotechnik Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01719nam a2200433 c 4500</leader><controlfield tag="001">BV012715928</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20060105 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">990810s1999 gw ad|| |||| 00||| ger d</controlfield><datafield tag="016" ind1="7" ind2=" "><subfield code="a">95713620X</subfield><subfield code="2">DE-101</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">3540654453</subfield><subfield code="c">Gb. : DM 79.00</subfield><subfield code="9">3-540-65445-3</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)42290202</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV012715928</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">ger</subfield></datafield><datafield tag="044" ind1=" " ind2=" "><subfield code="a">gw</subfield><subfield code="c">DE</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-739</subfield><subfield code="a">DE-91G</subfield><subfield code="a">DE-29T</subfield><subfield code="a">DE-83</subfield><subfield code="a">DE-20</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7874.75</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/5</subfield><subfield code="2">21</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 150</subfield><subfield code="0">(DE-625)143594:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 416f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">DAT 190f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Kropf, Thomas</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Introduction to formal hardware verification</subfield><subfield code="c">Thomas Kropf</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Berlin ; Heidelberg ; New York ; Barcelona ; Hong Kong ; London</subfield><subfield code="b">Springer</subfield><subfield code="c">1999</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">IX, 299 S.</subfield><subfield code="b">Ill., graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits intégrés - Vérification</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits intégrés à très grande échelle - Conception assistée par ordinateur</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Verification</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Computer-aided design</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Hardwareverifikation</subfield><subfield code="0">(DE-588)4214982-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Hardwareverifikation</subfield><subfield code="0">(DE-588)4214982-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="m">GBV Datenaustausch</subfield><subfield code="q">application/pdf</subfield><subfield code="u">http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=008644388&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA</subfield><subfield code="3">Inhaltsverzeichnis</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-008644388</subfield></datafield></record></collection> |
| id | DE-604.BV012715928 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T18:32:25Z |
| institution | BVB |
| isbn | 3540654453 |
| language | German |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-008644388 |
| oclc_num | 42290202 |
| open_access_boolean | |
| owner | DE-739 DE-91G DE-BY-TUM DE-29T DE-83 DE-20 |
| owner_facet | DE-739 DE-91G DE-BY-TUM DE-29T DE-83 DE-20 |
| physical | IX, 299 S. Ill., graph. Darst. |
| publishDate | 1999 |
| publishDateSearch | 1999 |
| publishDateSort | 1999 |
| publisher | Springer |
| record_format | marc |
| spelling | Kropf, Thomas Verfasser aut Introduction to formal hardware verification Thomas Kropf Berlin ; Heidelberg ; New York ; Barcelona ; Hong Kong ; London Springer 1999 IX, 299 S. Ill., graph. Darst. txt rdacontent n rdamedia nc rdacarrier Circuits intégrés - Vérification Circuits intégrés à très grande échelle - Conception assistée par ordinateur Integrated circuits Verification Integrated circuits Very large scale integration Computer-aided design Hardwareverifikation (DE-588)4214982-4 gnd rswk-swf Hardwareverifikation (DE-588)4214982-4 s DE-604 GBV Datenaustausch application/pdf http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=008644388&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA Inhaltsverzeichnis |
| spellingShingle | Kropf, Thomas Introduction to formal hardware verification Circuits intégrés - Vérification Circuits intégrés à très grande échelle - Conception assistée par ordinateur Integrated circuits Verification Integrated circuits Very large scale integration Computer-aided design Hardwareverifikation (DE-588)4214982-4 gnd |
| subject_GND | (DE-588)4214982-4 |
| title | Introduction to formal hardware verification |
| title_auth | Introduction to formal hardware verification |
| title_exact_search | Introduction to formal hardware verification |
| title_full | Introduction to formal hardware verification Thomas Kropf |
| title_fullStr | Introduction to formal hardware verification Thomas Kropf |
| title_full_unstemmed | Introduction to formal hardware verification Thomas Kropf |
| title_short | Introduction to formal hardware verification |
| title_sort | introduction to formal hardware verification |
| topic | Circuits intégrés - Vérification Circuits intégrés à très grande échelle - Conception assistée par ordinateur Integrated circuits Verification Integrated circuits Very large scale integration Computer-aided design Hardwareverifikation (DE-588)4214982-4 gnd |
| topic_facet | Circuits intégrés - Vérification Circuits intégrés à très grande échelle - Conception assistée par ordinateur Integrated circuits Verification Integrated circuits Very large scale integration Computer-aided design Hardwareverifikation |
| url | http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=008644388&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |
| work_keys_str_mv | AT kropfthomas introductiontoformalhardwareverification |